bybrooklyn/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-04-18 06:44:00 -04:00
Code Issues Packages Projects Releases Wiki Activity

tools/testing/cxl: Test dax_hmem takeover of CXL regions

Browse Source 
When platform firmware is committed to publishing EFI_CONVENTIONAL_MEMORY
in the memory map, but CXL fails to assemble the region, dax_hmem can
attempt to attach a dax device to the memory range.

Take advantage of the new ability to support multiple "hmem_platform"
devices, and to enable regression testing of several scenarios:

* CXL correctly assembles a region, check dax_hmem fails to attach dax
* CXL fails to assemble a region, check dax_hmem successfully attaches dax
* Check that loading the dax_cxl driver loads the dax_hmem driver
* Attempt to race cxl_mock_mem async probe vs dax_hmem probe flushing.
  Check that both positive and negative cases.

Signed-off-by: Dan Williams <dan.j.williams@intel.com>
Reviewed-by: Ira Weiny <ira.weiny@intel.com>
Reviewed-by: Dave Jiang <dave.jiang@intel.com>
Reviewed-by: Alison Schofield <alison.schofield@intel.com>
Tested-by: Alison Schofield <alison.schofield@intel.com>
Link: https://patch.msgid.link/20260327052821.440749-10-dan.j.williams@intel.com
Signed-off-by: Dave Jiang <dave.jiang@intel.com>
This commit is contained in:
Dan Williams
2026-03-26 22:28:21 -07:00
committed by Dave Jiang
parent 78b8f1a7a4
commit 549b5c12ef
7 changed files with 173 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

57
tools/testing/cxl/test/cxl.c
View File

@@ -1121,6 +1121,53 @@ static void mock_cxl_endpoint_parse_cdat(struct cxl_port *port)
cxl_endpoint_get_perf_coordinates(port, ep_c);
}
/*
* Simulate that the first half of mock CXL Window 0 is "Soft Reserve" capacity
*/
static int mock_walk_hmem_resources(struct device *host, walk_hmem_fn fn)
{
struct acpi_cedt_cfmws *cfmws = mock_cfmws[0];
struct resource window =
DEFINE_RES_MEM(cfmws->base_hpa, cfmws->window_size / 2);
dev_dbg(host, "walk cxl_test resource: %pr\n", &window);
return fn(host, 0, &window);
}
/*
* This should only be called by the dax_hmem case, treat mismatches (negative
* result) as "fallback to base region_intersects()". Simulate that the first
* half of mock CXL Window 0 is IORES_DESC_CXL capacity.
*/
static int mock_region_intersects(resource_size_t start, size_t size,
unsigned long flags, unsigned long desc)
{
struct resource res = DEFINE_RES_MEM(start, size);
struct acpi_cedt_cfmws *cfmws = mock_cfmws[0];
struct resource window =
DEFINE_RES_MEM(cfmws->base_hpa, cfmws->window_size / 2);
if (resource_overlaps(&res, &window))
return REGION_INTERSECTS;
pr_debug("warning: no cxl_test CXL intersection for %pr\n", &res);
return -1;
}
static int
mock_region_intersects_soft_reserve(resource_size_t start, size_t size)
{
struct resource res = DEFINE_RES_MEM(start, size);
struct acpi_cedt_cfmws *cfmws = mock_cfmws[0];
struct resource window =
DEFINE_RES_MEM(cfmws->base_hpa, cfmws->window_size / 2);
if (resource_overlaps(&res, &window))
return REGION_INTERSECTS;
pr_debug("warning: no cxl_test soft reserve intersection for %pr\n", &res);
return -1;
}
static struct cxl_mock_ops cxl_mock_ops = {
.is_mock_adev = is_mock_adev,
.is_mock_bridge = is_mock_bridge,
@@ -1136,6 +1183,9 @@ static struct cxl_mock_ops cxl_mock_ops = {
.devm_cxl_add_dport_by_dev = mock_cxl_add_dport_by_dev,
.hmat_get_extended_linear_cache_size =
mock_hmat_get_extended_linear_cache_size,
.walk_hmem_resources = mock_walk_hmem_resources,
.region_intersects = mock_region_intersects,
.region_intersects_soft_reserve = mock_region_intersects_soft_reserve,
.list = LIST_HEAD_INIT(cxl_mock_ops.list),
};
@@ -1561,8 +1611,14 @@ static __init int cxl_test_init(void)
if (rc)
goto err_root;
rc = hmem_test_init();
if (rc)
goto err_mem;
return 0;
err_mem:
cxl_mem_exit();
err_root:
platform_device_put(cxl_acpi);
err_rch:
@@ -1600,6 +1656,7 @@ static __exit void cxl_test_exit(void)
{
int i;
hmem_test_exit();
cxl_mem_exit();
platform_device_unregister(cxl_acpi);
cxl_rch_topo_exit();