mirror of
https://github.com/torvalds/linux.git
synced 2026-05-04 22:43:04 -04:00
riscv: Add tests for riscv module loading
Add test cases for the two main groups of relocations added: SUB and SET, along with uleb128. Signed-off-by: Charlie Jenkins <charlie@rivosinc.com> Link: https://lore.kernel.org/r/20231101-module_relocations-v9-3-8dfa3483c400@rivosinc.com Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
This commit is contained in:
committed by
Palmer Dabbelt
parent
8fd6c51423
commit
af71bc1949
20
arch/riscv/kernel/tests/module_test/test_sub32.S
Normal file
20
arch/riscv/kernel/tests/module_test/test_sub32.S
Normal file
@@ -0,0 +1,20 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* Copyright (C) 2023 Rivos Inc.
|
||||
*/
|
||||
|
||||
.text
|
||||
.global test_sub32
|
||||
test_sub32:
|
||||
lw a0, sub32
|
||||
addi a0, a0, -32
|
||||
ret
|
||||
first:
|
||||
.space 32
|
||||
second:
|
||||
|
||||
.data
|
||||
sub32:
|
||||
.reloc sub32, R_RISCV_ADD32, second
|
||||
.reloc sub32, R_RISCV_SUB32, first
|
||||
.word 0
|
||||
Reference in New Issue
Block a user