mirror of
https://github.com/torvalds/linux.git
synced 2026-04-22 16:53:59 -04:00
cxl: docs - add self-referencing cross-links
Add some crosslinks between pages in the CXL docs - mostly to the ACPI tables. Suggested-by: Bagas Sanjaya <bagasdotme@gmail.com> Signed-off-by: Gregory Price <gourry@gourry.net> Link: https://patch.msgid.link/20250512162134.3596150-18-gourry@gourry.net Signed-off-by: Dave Jiang <dave.jiang@intel.com>
This commit is contained in:
committed by
Dave Jiang
parent
df63e0120b
commit
dba600d0f2
@@ -18,7 +18,7 @@ Things to note:
|
||||
* This SRAT describes one node for each of the above CFMWS.
|
||||
* The HMAT describes performance for each node in the SRAT.
|
||||
|
||||
CEDT ::
|
||||
:doc:`CEDT <../acpi/cedt>`::
|
||||
|
||||
Subtable Type : 00 [CXL Host Bridge Structure]
|
||||
Reserved : 00
|
||||
@@ -137,7 +137,7 @@ CEDT ::
|
||||
QtgId : 0001
|
||||
First Target : 00000006
|
||||
|
||||
SRAT ::
|
||||
:doc:`SRAT <../acpi/srat>`::
|
||||
|
||||
Subtable Type : 01 [Memory Affinity]
|
||||
Length : 28
|
||||
@@ -223,7 +223,7 @@ SRAT ::
|
||||
Hot Pluggable : 1
|
||||
Non-Volatile : 0
|
||||
|
||||
HMAT ::
|
||||
:doc:`HMAT <../acpi/hmat>`::
|
||||
|
||||
Structure Type : 0001 [SLLBI]
|
||||
Data Type : 00 [Latency]
|
||||
@@ -263,7 +263,7 @@ HMAT ::
|
||||
Entry : 0100
|
||||
Entry : 0100
|
||||
|
||||
SLIT ::
|
||||
:doc:`SLIT <../acpi/slit>`::
|
||||
|
||||
Signature : "SLIT" [System Locality Information Table]
|
||||
Localities : 0000000000000003
|
||||
@@ -276,7 +276,7 @@ SLIT ::
|
||||
Locality 6 : FF FF FF FF FF FF 0A FF
|
||||
Locality 7 : FF FF FF FF FF FF FF 0A
|
||||
|
||||
DSDT ::
|
||||
:doc:`DSDT <../acpi/dsdt>`::
|
||||
|
||||
Scope (_SB)
|
||||
{
|
||||
|
||||
Reference in New Issue
Block a user