mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 06:44:00 -04:00
x86/xor: Unify SSE-base xor-block routines
Besides folding duplicate code, this has the advantage of fixing x86-64's failure to use proper (para-virtualizable) accessors for dealing with CR0.TS. Signed-off-by: Jan Beulich <jbeulich@suse.com> Acked-by: H. Peter Anvin <hpa@zytor.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Link: http://lkml.kernel.org/r/5093E47602000078000A615B@nat28.tlf.novell.com Signed-off-by: Ingo Molnar <mingo@kernel.org>
This commit is contained in:
Jan Beulich
@@ -1,301 +1,6 @@
|
||||
#ifndef _ASM_X86_XOR_64_H
|
||||
#define _ASM_X86_XOR_64_H
|
||||
|
||||
/*
|
||||
* Optimized RAID-5 checksumming functions for MMX and SSE.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2, or (at your option)
|
||||
* any later version.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* (for example /usr/src/linux/COPYING); if not, write to the Free
|
||||
* Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
*/
|
||||
|
||||
|
||||
/*
|
||||
* Cache avoiding checksumming functions utilizing KNI instructions
|
||||
* Copyright (C) 1999 Zach Brown (with obvious credit due Ingo)
|
||||
*/
|
||||
|
||||
/*
|
||||
* Based on
|
||||
* High-speed RAID5 checksumming functions utilizing SSE instructions.
|
||||
* Copyright (C) 1998 Ingo Molnar.
|
||||
*/
|
||||
|
||||
/*
|
||||
* x86-64 changes / gcc fixes from Andi Kleen.
|
||||
* Copyright 2002 Andi Kleen, SuSE Labs.
|
||||
*
|
||||
* This hasn't been optimized for the hammer yet, but there are likely
|
||||
* no advantages to be gotten from x86-64 here anyways.
|
||||
*/
|
||||
|
||||
#include <asm/i387.h>
|
||||
|
||||
#define OFFS(x) "16*("#x")"
|
||||
#define PF_OFFS(x) "256+16*("#x")"
|
||||
#define PF0(x) " prefetchnta "PF_OFFS(x)"(%[p1]) ;\n"
|
||||
#define LD(x, y) " movaps "OFFS(x)"(%[p1]), %%xmm"#y" ;\n"
|
||||
#define ST(x, y) " movaps %%xmm"#y", "OFFS(x)"(%[p1]) ;\n"
|
||||
#define PF1(x) " prefetchnta "PF_OFFS(x)"(%[p2]) ;\n"
|
||||
#define PF2(x) " prefetchnta "PF_OFFS(x)"(%[p3]) ;\n"
|
||||
#define PF3(x) " prefetchnta "PF_OFFS(x)"(%[p4]) ;\n"
|
||||
#define PF4(x) " prefetchnta "PF_OFFS(x)"(%[p5]) ;\n"
|
||||
#define PF5(x) " prefetchnta "PF_OFFS(x)"(%[p6]) ;\n"
|
||||
#define XO1(x, y) " xorps "OFFS(x)"(%[p2]), %%xmm"#y" ;\n"
|
||||
#define XO2(x, y) " xorps "OFFS(x)"(%[p3]), %%xmm"#y" ;\n"
|
||||
#define XO3(x, y) " xorps "OFFS(x)"(%[p4]), %%xmm"#y" ;\n"
|
||||
#define XO4(x, y) " xorps "OFFS(x)"(%[p5]), %%xmm"#y" ;\n"
|
||||
#define XO5(x, y) " xorps "OFFS(x)"(%[p6]), %%xmm"#y" ;\n"
|
||||
|
||||
|
||||
static void
|
||||
xor_sse_2(unsigned long bytes, unsigned long *p1, unsigned long *p2)
|
||||
{
|
||||
unsigned int lines = bytes >> 8;
|
||||
|
||||
kernel_fpu_begin();
|
||||
|
||||
asm volatile(
|
||||
#undef BLOCK
|
||||
#define BLOCK(i) \
|
||||
LD(i, 0) \
|
||||
LD(i + 1, 1) \
|
||||
PF1(i) \
|
||||
PF1(i + 2) \
|
||||
LD(i + 2, 2) \
|
||||
LD(i + 3, 3) \
|
||||
PF0(i + 4) \
|
||||
PF0(i + 6) \
|
||||
XO1(i, 0) \
|
||||
XO1(i + 1, 1) \
|
||||
XO1(i + 2, 2) \
|
||||
XO1(i + 3, 3) \
|
||||
ST(i, 0) \
|
||||
ST(i + 1, 1) \
|
||||
ST(i + 2, 2) \
|
||||
ST(i + 3, 3) \
|
||||
|
||||
|
||||
PF0(0)
|
||||
PF0(2)
|
||||
|
||||
" .align 32 ;\n"
|
||||
" 1: ;\n"
|
||||
|
||||
BLOCK(0)
|
||||
BLOCK(4)
|
||||
BLOCK(8)
|
||||
BLOCK(12)
|
||||
|
||||
" addq %[inc], %[p1] ;\n"
|
||||
" addq %[inc], %[p2] ;\n"
|
||||
" decl %[cnt] ; jnz 1b"
|
||||
: [p1] "+r" (p1), [p2] "+r" (p2), [cnt] "+r" (lines)
|
||||
: [inc] "r" (256UL)
|
||||
: "memory");
|
||||
|
||||
kernel_fpu_end();
|
||||
}
|
||||
|
||||
static void
|
||||
xor_sse_3(unsigned long bytes, unsigned long *p1, unsigned long *p2,
|
||||
unsigned long *p3)
|
||||
{
|
||||
unsigned int lines = bytes >> 8;
|
||||
|
||||
kernel_fpu_begin();
|
||||
asm volatile(
|
||||
#undef BLOCK
|
||||
#define BLOCK(i) \
|
||||
PF1(i) \
|
||||
PF1(i + 2) \
|
||||
LD(i, 0) \
|
||||
LD(i + 1, 1) \
|
||||
LD(i + 2, 2) \
|
||||
LD(i + 3, 3) \
|
||||
PF2(i) \
|
||||
PF2(i + 2) \
|
||||
PF0(i + 4) \
|
||||
PF0(i + 6) \
|
||||
XO1(i, 0) \
|
||||
XO1(i + 1, 1) \
|
||||
XO1(i + 2, 2) \
|
||||
XO1(i + 3, 3) \
|
||||
XO2(i, 0) \
|
||||
XO2(i + 1, 1) \
|
||||
XO2(i + 2, 2) \
|
||||
XO2(i + 3, 3) \
|
||||
ST(i, 0) \
|
||||
ST(i + 1, 1) \
|
||||
ST(i + 2, 2) \
|
||||
ST(i + 3, 3) \
|
||||
|
||||
|
||||
PF0(0)
|
||||
PF0(2)
|
||||
|
||||
" .align 32 ;\n"
|
||||
" 1: ;\n"
|
||||
|
||||
BLOCK(0)
|
||||
BLOCK(4)
|
||||
BLOCK(8)
|
||||
BLOCK(12)
|
||||
|
||||
" addq %[inc], %[p1] ;\n"
|
||||
" addq %[inc], %[p2] ;\n"
|
||||
" addq %[inc], %[p3] ;\n"
|
||||
" decl %[cnt] ; jnz 1b"
|
||||
: [cnt] "+r" (lines),
|
||||
[p1] "+r" (p1), [p2] "+r" (p2), [p3] "+r" (p3)
|
||||
: [inc] "r" (256UL)
|
||||
: "memory");
|
||||
kernel_fpu_end();
|
||||
}
|
||||
|
||||
static void
|
||||
xor_sse_4(unsigned long bytes, unsigned long *p1, unsigned long *p2,
|
||||
unsigned long *p3, unsigned long *p4)
|
||||
{
|
||||
unsigned int lines = bytes >> 8;
|
||||
|
||||
kernel_fpu_begin();
|
||||
|
||||
asm volatile(
|
||||
#undef BLOCK
|
||||
#define BLOCK(i) \
|
||||
PF1(i) \
|
||||
PF1(i + 2) \
|
||||
LD(i, 0) \
|
||||
LD(i + 1, 1) \
|
||||
LD(i + 2, 2) \
|
||||
LD(i + 3, 3) \
|
||||
PF2(i) \
|
||||
PF2(i + 2) \
|
||||
XO1(i, 0) \
|
||||
XO1(i + 1, 1) \
|
||||
XO1(i + 2, 2) \
|
||||
XO1(i + 3, 3) \
|
||||
PF3(i) \
|
||||
PF3(i + 2) \
|
||||
PF0(i + 4) \
|
||||
PF0(i + 6) \
|
||||
XO2(i, 0) \
|
||||
XO2(i + 1, 1) \
|
||||
XO2(i + 2, 2) \
|
||||
XO2(i + 3, 3) \
|
||||
XO3(i, 0) \
|
||||
XO3(i + 1, 1) \
|
||||
XO3(i + 2, 2) \
|
||||
XO3(i + 3, 3) \
|
||||
ST(i, 0) \
|
||||
ST(i + 1, 1) \
|
||||
ST(i + 2, 2) \
|
||||
ST(i + 3, 3) \
|
||||
|
||||
|
||||
PF0(0)
|
||||
PF0(2)
|
||||
|
||||
" .align 32 ;\n"
|
||||
" 1: ;\n"
|
||||
|
||||
BLOCK(0)
|
||||
BLOCK(4)
|
||||
BLOCK(8)
|
||||
BLOCK(12)
|
||||
|
||||
" addq %[inc], %[p1] ;\n"
|
||||
" addq %[inc], %[p2] ;\n"
|
||||
" addq %[inc], %[p3] ;\n"
|
||||
" addq %[inc], %[p4] ;\n"
|
||||
" decl %[cnt] ; jnz 1b"
|
||||
: [cnt] "+c" (lines),
|
||||
[p1] "+r" (p1), [p2] "+r" (p2), [p3] "+r" (p3), [p4] "+r" (p4)
|
||||
: [inc] "r" (256UL)
|
||||
: "memory" );
|
||||
|
||||
kernel_fpu_end();
|
||||
}
|
||||
|
||||
static void
|
||||
xor_sse_5(unsigned long bytes, unsigned long *p1, unsigned long *p2,
|
||||
unsigned long *p3, unsigned long *p4, unsigned long *p5)
|
||||
{
|
||||
unsigned int lines = bytes >> 8;
|
||||
|
||||
kernel_fpu_begin();
|
||||
|
||||
asm volatile(
|
||||
#undef BLOCK
|
||||
#define BLOCK(i) \
|
||||
PF1(i) \
|
||||
PF1(i + 2) \
|
||||
LD(i, 0) \
|
||||
LD(i + 1, 1) \
|
||||
LD(i + 2, 2) \
|
||||
LD(i + 3, 3) \
|
||||
PF2(i) \
|
||||
PF2(i + 2) \
|
||||
XO1(i, 0) \
|
||||
XO1(i + 1, 1) \
|
||||
XO1(i + 2, 2) \
|
||||
XO1(i + 3, 3) \
|
||||
PF3(i) \
|
||||
PF3(i + 2) \
|
||||
XO2(i, 0) \
|
||||
XO2(i + 1, 1) \
|
||||
XO2(i + 2, 2) \
|
||||
XO2(i + 3, 3) \
|
||||
PF4(i) \
|
||||
PF4(i + 2) \
|
||||
PF0(i + 4) \
|
||||
PF0(i + 6) \
|
||||
XO3(i, 0) \
|
||||
XO3(i + 1, 1) \
|
||||
XO3(i + 2, 2) \
|
||||
XO3(i + 3, 3) \
|
||||
XO4(i, 0) \
|
||||
XO4(i + 1, 1) \
|
||||
XO4(i + 2, 2) \
|
||||
XO4(i + 3, 3) \
|
||||
ST(i, 0) \
|
||||
ST(i + 1, 1) \
|
||||
ST(i + 2, 2) \
|
||||
ST(i + 3, 3) \
|
||||
|
||||
|
||||
PF0(0)
|
||||
PF0(2)
|
||||
|
||||
" .align 32 ;\n"
|
||||
" 1: ;\n"
|
||||
|
||||
BLOCK(0)
|
||||
BLOCK(4)
|
||||
BLOCK(8)
|
||||
BLOCK(12)
|
||||
|
||||
" addq %[inc], %[p1] ;\n"
|
||||
" addq %[inc], %[p2] ;\n"
|
||||
" addq %[inc], %[p3] ;\n"
|
||||
" addq %[inc], %[p4] ;\n"
|
||||
" addq %[inc], %[p5] ;\n"
|
||||
" decl %[cnt] ; jnz 1b"
|
||||
: [cnt] "+c" (lines),
|
||||
[p1] "+r" (p1), [p2] "+r" (p2), [p3] "+r" (p3), [p4] "+r" (p4),
|
||||
[p5] "+r" (p5)
|
||||
: [inc] "r" (256UL)
|
||||
: "memory");
|
||||
|
||||
kernel_fpu_end();
|
||||
}
|
||||
|
||||
static struct xor_block_template xor_block_sse = {
|
||||
.name = "generic_sse",
|
||||
.do_2 = xor_sse_2,
|
||||
|
||||
Reference in New Issue
Block a user