bybrooklyn/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-04-30 04:22:32 -04:00
Code Issues Packages Projects Releases Wiki Activity
1,216,416 Commits 1 Branch 928 Tags
55a756549ef6479781bc050cd26d19599fb78427
Commit Graph

19 Commits

Author SHA1 Message Date
Geert Uytterhoeven
4b46d86c97 ARM: dts: aspeed: Fix pca954x i2c-mux node names 
"make dtbs_check":

    arch/arm/boot/dts/aspeed-bmc-bytedance-g220a.dtb: i2c-switch@70: $nodename:0: 'i2c-switch@70' does not match '^(i2c-?)?mux'
	    From schema: Documentation/devicetree/bindings/i2c/i2c-mux-pca954x.yaml
    arm/boot/dts/aspeed-bmc-bytedance-g220a.dtb: i2c-switch@70: Unevaluated properties are not allowed ('#address-cells', '#size-cells', 'i2c@0', 'i2c@1', 'i2c@2', 'i2c@3' were unexpected)
	    From schema: Documentation/devicetree/bindings/i2c/i2c-mux-pca954x.yaml
    ...

Fix this by renaming PCA954x nodes to "i2c-mux", to match the I2C bus
multiplexer/switch DT bindings and the Generic Names Recommendation in
the Devicetree Specification.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
 2023-08-12 14:11:04 +02:00
Dylan Hung
32b7343226 ARM: dts: aspeed: Add AST2600 I3C control pins 
Add pinctrl support for the I3C1 and I3C2 pins.

Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com>
Reviewed-by: Jeremy Kerr <jk@codeconstruct.com.au>
Link: https://lore.kernel.org/r/20230809134413.3614535-1-dylan_hung@aspeedtech.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:39:42 +09:30
Joel Stanley
7f2938d250 ARM: dts: aspeed: everest: Move common devices up 
Other systems have the SoC devices listed before the FSI description.
Move them up in order to make them similar.

Link: https://lore.kernel.org/r/20230809074921.116987-6-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:54 +09:30
Eddie James
f0eb62ece2 ARM: dts: aspeed: everest: Reorganise FSI description 
Use the P10 quad FSI CFAM description to reduce duplication and add the
I2C responders and associated engines.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Link: https://lore.kernel.org/r/20230809074921.116987-5-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:54 +09:30
Joel Stanley
71354f7702 ARM: dts: aspeed: rainier: Reorganise FSI description 
Use the P10 quad FSI CFAM description to reduce duplication.

Link: https://lore.kernel.org/r/20230809074921.116987-4-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Joel Stanley
f868aab874 ARM: dts: aspeed: bonnell: Reorganise FSI description 
Use the P10 dual FSI CFAM description to reduce duplication.

Link: https://lore.kernel.org/r/20230809074921.116987-3-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Eddie James
fa9d3b8be2 ARM: dts: aspeed: Add P10 FSI descriptions 
These will be used by BMCs attached to a IBM Power10 server CPU.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Link: https://lore.kernel.org/r/20230809074921.116987-2-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Delphine CC Chiu
2b8d94f4b4 ARM: dts: aspeed: yosemite4: add Facebook Yosemite 4 BMC 
Add linux device tree entry for Yosemite 4 devices connected to BMC.
The Yosemite 4 is a Meta multi-node server platform, based on AST2600 SoC.

Signed-off-by: Delphine CC Chiu <Delphine_CC_Chiu@wiwynn.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20230810070032.335161-3-Delphine_CC_Chiu@wiwynn.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Tao Ren
8dc783d9e2 ARM: dts: aspeed: wedge400: Set eMMC max frequency 
Set eMMC max frequency to 25MHz to prevent intermittent eMMC access
failures.

Signed-off-by: Tao Ren <rentao.bupt@gmail.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20230803230324.731268-4-rentao.bupt@gmail.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Tao Ren
2901b71c0c ARM: dts: aspeed: wedge400: Enable more ADC channels 
Enable ASPEED-ADC channels 5-8 to support voltage monitoring of all the
Wedge400 hardware revisions.

Signed-off-by: Tao Ren <rentao.bupt@gmail.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20230803230324.731268-3-rentao.bupt@gmail.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Tao Ren
285396979f ARM: dts: aspeed: Update spi alias in Facebook AST2500 Common dtsi 
Set FMC controller to "spi0" in ast2500-facebook-netbmc-common.dtsi so
the spi bus is consistent with the flash labels defined in flash layout.

Signed-off-by: Tao Ren <rentao.bupt@gmail.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20230803230324.731268-2-rentao.bupt@gmail.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Lakshmi Yadlapati
bca5bf0eca ARM: dts: aspeed: rainier: Remove TPM device 
TPM is disabled in Rainier, remove TPM device.

Signed-off-by: Lakshmi Yadlapati <lakshmiy@us.ibm.com>
Link: https://lore.kernel.org/r/20230725141606.1641080-2-lakshmiy@us.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Joel Stanley
dda28c0952 ARM: dts: aspeed: Add AST2600 VUARTs 
The AST2600 has two more vuarts, placed between the existing two in the
memory map.

Link: https://lore.kernel.org/r/20230620042257.73665-1-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Chanh Nguyen
962047a354 ARM: dts: aspeed: mtmitchell: Add MCTP 
Enable MCTP driver on I2C3 bus for MCTP transaction

Signed-off-by: Chanh Nguyen <chanh@os.amperecomputing.com>
Link: https://lore.kernel.org/r/20230620092537.20007-4-chanh@os.amperecomputing.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Chanh Nguyen
acde9078d9 ARM: dts: aspeed: mtmitchell: Update ADC sensors for Mt.Mitchell DVT systems 
Change to use I2C ADC controller (ltc2497) for Mt.Mitchell DVT and
later hardware.

Signed-off-by: Chanh Nguyen <chanh@os.amperecomputing.com>
Link: https://lore.kernel.org/r/20230620092537.20007-3-chanh@os.amperecomputing.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:53 +09:30
Chanh Nguyen
d50b1baf4f ARM: dts: aspeed: mtmitchell: Enable the BMC UART8 and UART9 
The BMC UART8 and UART9 were connected to the Secpro and Mpro console
of socket S1 on the Mt.Mitchell system.

Signed-off-by: Chanh Nguyen <chanh@os.amperecomputing.com>
Link: https://lore.kernel.org/r/20230620092537.20007-2-chanh@os.amperecomputing.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-08-10 21:33:52 +09:30
Chen PJ
3f2879e404 ARM: dts: aspeed: Adding Inventec Starscream BMC 
Initial introduction of Inventec Starscream x86 family
equipped with AST2600 BMC SoC.

Signed-off-by: Chen PJ <Chen.pj@inventec.com>
Link: https://lore.kernel.org/r/20230703060222.24263-2-chen.pj@inventec.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-07-10 13:44:20 +09:30
Eddie James
267c95dc9f ARM: dts: aspeed: bonnell: Add DIMM SPD 
Add the DIMM SPD to the processor I2C busses.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20230322140348.569397-5-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
 2023-07-10 13:41:38 +09:30
Rob Herring
724ba67515 ARM: dts: Move .dts files to vendor sub-directories 
The arm dts directory has grown to 1559 boards which makes it a bit
unwieldy to maintain and use. Past attempts stalled out due to plans to
move .dts files out of the kernel tree. Doing that is no longer planned
(any time soon at least), so let's go ahead and group .dts files by
vendors. This move aligns arm with arm64 .dts file structure.

There's no change to dtbs_install as the flat structure is maintained on
install.

The naming of vendor directories is roughly in this order of preference:
- Matching original and current SoC vendor prefix/name (e.g. ti, qcom)
- Current vendor prefix/name if still actively sold (SoCs which have
  been aquired) (e.g. nxp/imx)
- Existing platform name for older platforms not sold/maintained by any
  company (e.g. gemini, nspire)

The whole move was scripted with the exception of MAINTAINERS and a few
makefile fixups.

Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Acked-by: Michal Simek <michal.simek@amd.com> #Xilinx
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Acked-by: Neil Armstrong <neil.armstrong@linaro.org>
Acked-by: Paul Barker <paul.barker@sancloud.com>
Acked-by: Tony Lindgren <tony@atomide.com>
Acked-by: Gregory CLEMENT <gregory.clement@bootlin.com>
Acked-by: Heiko Stuebner <heiko@sntech.de>
Acked-by: Wei Xu <xuwei5@hisilicon.com> #hisilicon
Acked-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Nick Hawkins <nick.hawkins@hpe.com>
Acked-by: Baruch Siach <baruch@tkos.co.il>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
Acked-by: Andre Przywara <andre.przywara@arm.com>
Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Acked-by: Peter Rosin <peda@axentia.se>
Acked-by: Jesper Nilsson <jesper.nilsson@axis.com>
Acked-by: Sudeep Holla <sudeep.holla@arm.com>
Acked-by: Florian Fainelli <f.fainelli@gmail.com> #broadcom
Acked-by: Manivannan Sadhasivam <mani@kernel.org>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Acked-by: Patrice Chotard <patrice.chotard@foss.st.com>
Acked-by: Romain Perier <romain.perier@gmail.com>
Acked-by: Alexandre TORGUE <alexandre.torgue@st.com>
Acked-by: Shawn Guo <shawnguo@kernel.org>
Acked-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
Acked-by: Enric Balletbo i Serra <eballetbo@gmail.com>
Signed-off-by: Rob Herring <robh@kernel.org>
 2023-06-21 11:39:50 -06:00