bybrooklyn/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux.git synced 2026-04-20 15:53:59 -04:00
Code Issues Packages Projects Releases Wiki Activity
1,216,416 Commits 1 Branch 927 Tags
55a756549ef6479781bc050cd26d19599fb78427
Commit Graph

21 Commits

Author SHA1 Message Date
Rob Clark
f73343fae5 drm/msm: Update generated headers 
It's been a bit overdue.  Regen headers to pull in a2xx perfcntr
updates, etc.

Signed-off-by: Rob Clark <robdclark@chromium.org>
Patchwork: https://patchwork.freedesktop.org/patch/527926/
Link: https://lore.kernel.org/r/20230320185416.938842-2-robdclark@gmail.com
 2023-03-21 09:10:47 -07:00
Rob Clark
57cfe41c5f drm/msm: Update generated headers 
Update headers from mesa commit:

  commit 7e63fa2bb13cf14b765ad06d046789ee1879b5ef
  Author:     Rob Clark <robclark@freedesktop.org>
  AuthorDate: Wed Mar 2 17:11:10 2022 -0800

      freedreno/registers: Add a couple regs we need for kernel

      Signed-off-by: Rob Clark <robdclark@chromium.org>
      Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/15221>

Signed-off-by: Rob Clark <robdclark@chromium.org>
[for display bits:]
Reviewed-by: Abhinav Kumar <quic_abhinavk@quicinc.com>
Link: https://lore.kernel.org/r/20220304005317.776110-2-robdclark@gmail.com
 2022-03-04 11:50:41 -08:00
Rob Clark
cc4c26d4ae drm/msm: Generated register update 
Based on mesa commit daa2ccff7a0201941db3901780d179e2634057d5

Small bit of .c churn in the phy code to adapt to split up of phy
related registers.

Signed-off-by: Rob Clark <robdclark@chromium.org>
 2021-06-23 07:33:54 -07:00
Jordan Crouse
8907afb476 drm/msm: Allow a5xx to mark the RPTR shadow as privileged 
Newer microcode versions have support for the CP_WHERE_AM_I opcode which
allows the RPTR shadow memory to be marked as privileged to protect it
from corruption. Move the RPTR shadow into its own buffer and protect it
it if the current microcode version supports the new feature.

We can also re-enable preemption for those targets that support
CP_WHERE_AM_I. Start out by preemptively assuming that we can enable
preemption and disable it in a5xx_hw_init if the microcode version comes
back as too old.

Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@chromium.org>
 2020-09-15 10:47:44 -07:00
Rob Clark
c28c82e9db drm/msm: sync generated headers 
We haven't sync'd for a while.. pull in updates to get definitions for
some fields in pkt7 payloads.

Signed-off-by: Rob Clark <robdclark@chromium.org>
Acked-by: Jordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@chromium.org>
 2020-07-31 06:46:16 -07:00
Rob Clark
ccdf7e28b4 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2018-12-11 13:05:27 -05:00
Rob Clark
a69c5ed25d drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2018-10-07 14:40:19 -04:00
Rob Clark
2d75632253 drm/msm: update generated headers 
Resync generated headers to pull in a6xx registers.

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2018-08-10 18:49:18 -04:00
Rob Clark
52260ae4c4 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2017-06-16 11:16:07 -04:00
Rob Clark
a26ae754b0 drm/msm: update generated headers 
Pull in a5xx registers.

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2016-11-28 15:14:10 -05:00
Rob Clark
a2272e48ee drm/msm: update generated headers 
Pull in additional regs needed for a430, etc.

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2016-03-03 11:55:27 -05:00
Rob Clark
8217e97ab9 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2015-10-22 15:39:44 -04:00
Rob Clark
2d3584eb87 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2015-08-15 18:27:10 -04:00
Rob Clark
af6cb4c1a4 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2015-06-11 13:11:01 -04:00
Rob Clark
8a264743b7 drm/msm: update generated headers 
Resync from rnndb database, to pull in register defines for:
 * eDP
 * HDMI/HDCP
 * mdp4/mdp5 YUV support
 * mdp5 hw cursor support

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2015-02-01 15:30:33 -05:00
Rob Clark
bc00ae02e4 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2014-11-16 14:22:42 -05:00
Rob Clark
f9a1ca5c47 drm/msm: update generated headers 
In particular, pick up the definitions for a handful of LVDS related
registers.

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2014-09-10 11:19:05 -04:00
Rob Clark
89301471e6 drm/msm: update generated headers 
Signed-off-by: Rob Clark <robdclark@gmail.com>
 2014-08-04 11:55:28 -04:00
Rob Clark
facb4f4e7f drm/msm: resync generated headers 
resync to latest envytools db, add mdp5 registers

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2014-01-09 14:38:59 -05:00
Rob Clark
22ba8b6b23 drm/msm: resync generated headers 
resync to latest envytools db, fixes a typo: s/mpd4/mdp4/

Signed-off-by: Rob Clark <robdclark@gmail.com>
Acked-by: David Brown <davidb@codeaurora.org>
 2013-11-01 12:39:44 -04:00
Rob Clark
902e6eb851 drm/msm: add register definitions for gpu 
Generated from rnndb files in:

https://github.com/freedreno/envytools

Keep this split out as a separate commit to make it easier to review the
actual driver.

Signed-off-by: Rob Clark <robdclark@gmail.com>
 2013-08-24 14:57:18 -04:00