Jack Xu
96b5722920
crypto: qat - check return code of qat_hal_rd_rel_reg()
...
Check the return code of the function qat_hal_rd_rel_reg() and return it
to the caller.
This is to fix the following warning when compiling the driver with
clang scan-build:
drivers/crypto/qat/qat_common/qat_hal.c:1436:2: warning: 6th function call argument is an uninitialized value
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Zhehui Xiang <zhehui.xiang@intel.com >
Signed-off-by: Zhehui Xiang <zhehui.xiang@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2021-05-28 14:20:40 +08:00
Jack Xu
b9f7c36de9
crypto: qat - check MMP size before writing to the SRAM
...
Change "sram_visible" to "mmp_sram_size" and compare it with the MMP
size to prevent an overly large MMP file being written to SRAM.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Zhehui Xiang <zhehui.xiang@intel.com >
Signed-off-by: Zhehui Xiang <zhehui.xiang@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2021-05-28 14:20:40 +08:00
Jack Xu
9c0cef2364
crypto: qat - add gen4 firmware loader
...
Add support for the QAT gen4 devices in the firmware loader.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:55 +11:00
Jack Xu
2778d64cf3
crypto: qat - add support for broadcasting mode
...
Add support for broadcasting mode in firmware loader to enable the next
generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:55 +11:00
Jack Xu
bd684d83c7
crypto: qat - add support for shared ustore
...
Add support for shared ustore mode support. This is required by the next
generation of QAT devices to share the same fw image across engines.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:54 +11:00
Jack Xu
244f572ceb
crypto: qat - allow to target specific AEs
...
Introduce new API, qat_uclo_set_cfg_ae_mask(), to allow the load of the
firmware image to a subset of Acceleration Engines (AEs). This is
required by the next generation of QAT devices to be able to load
different firmware images to the device.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:54 +11:00
Jack Xu
d707d3f23e
crypto: qat - add FCU CSRs to chip info
...
Add firmware control unit (FCU) CSRs to chip info so the firmware
authentication code is common between all devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:54 +11:00
Jack Xu
9e0f74b717
crypto: qat - add CSS3K support
...
Add support for CSS3K, which uses RSA3K as image signature algorithm,
to support the next generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:54 +11:00
Jack Xu
4f1e941560
crypto: qat - add misc control CSR to chip info
...
Add misc control CSR to chip info since the CSR offset will be different
in the next generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:53 +11:00
Jack Xu
c4909d327c
crypto: qat - add wake up event to chip info
...
Add the wake up event to chip info since this value will be different
in the next generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:53 +11:00
Jack Xu
767358119f
crypto: qat - add clock enable CSR to chip info
...
Add global clock enable CSR to the chip info since the CSR offset
will be different in the next generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:52 +11:00
Jack Xu
cb439361a3
crypto: qat - add reset CSR and mask to chip info
...
Add reset CSR offset and mask to chip info since they are different
in new QAT devices. This also simplifies the reset/clrReset functions
by using the reset mask.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:52 +11:00
Jack Xu
4f07195d63
crypto: qat - add local memory size to chip info
...
Add the local memory size to the chip info since the size of this memory
will be different in the next generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:52 +11:00
Jack Xu
8b487ae26a
crypto: qat - add support for lm2 and lm3
...
Add support for local memory lm2 and lm3 which is introduced in the next
generation of QAT devices.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:52 +11:00
Jack Xu
d25cf2c7a0
crypto: qat - add next neighbor to chip_info
...
Introduce the next neighbor (NN) capability in chip_info as NN registers
are not supported in certain SKUs of QAT.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:52 +11:00
Jack Xu
fc5f3f86e5
crypto: qat - introduce chip info structure
...
Introduce the chip info structure which contains device specific
information. The initialization path has been split between common and
hardware specific in order to facilitate the introduction of the next
generation hardware.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:51 +11:00
Jack Xu
97b9840195
crypto: qat - move defines to header files
...
Move the definition of ICP_QAT_AE_OFFSET, ICP_QAT_CAP_OFFSET,
LOCAL_TO_XFER_REG_OFFSET and ICP_QAT_EP_OFFSET from qat_hal.c to
icp_qat_hal.h to avoid the definition of generation specific constants
in qat_hal.c.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:50 +11:00
Jack Xu
8f87b6271e
crypto: qat - remove global CSRs helpers
...
Include the offset of GLOBAL_CSR directly into the enum hal_global_csr
and remove the macros SET_GLB_CSR/GET_GLB_CSR to simplify the global CSR
access.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:50 +11:00
Jack Xu
10fb050cae
crypto: qat - refactor AE start
...
Change the API and the behaviour of the qat_hal_start() function.
With this change, the function starts under the hood all acceleration
engines (AEs) and there is no longer need to call it for each engine.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:50 +11:00
Jack Xu
fe278bf35c
crypto: qat - change type for ctx_mask
...
Change type for ctx_mask from unsigned char to unsigned long to avoid
type casting.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:50 +11:00
Jack Xu
54fa5d4bf7
crypto: qat - introduce additional parenthesis
...
Introduce additional parenthesis to resolve a warninga reported by
checkpatch.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:49 +11:00
Jack Xu
8ec0bee5d4
crypto: qat - remove unnecessary parenthesis
...
Remove unnecessary parenthesis across the firmware loader.
Signed-off-by: Jack Xu <jack.xu@intel.com >
Co-developed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:48 +11:00
Jack Xu
3b5c130fb2
crypto: qat - fix status check in qat_hal_put_rel_rd_xfer()
...
The return value of qat_hal_rd_ae_csr() is always a CSR value and never
a status and should not be stored in the status variable of
qat_hal_put_rel_rd_xfer().
This removes the assignment as qat_hal_rd_ae_csr() is not expected to
fail.
A more comprehensive handling of the theoretical corner case which could
result in a fail will be submitted in a separate patch.
Fixes: 8c9478a400 ("crypto: qat - reduce stack size with KASAN")
Signed-off-by: Jack Xu <jack.xu@intel.com >
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Reviewed-by: Fiona Trahe <fiona.trahe@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-11-13 20:38:46 +11:00
Giovanni Cabiddu
7b07ed5042
crypto: qat - mask device capabilities with soft straps
...
Enable acceleration engines (AEs) and accelerators based on soft straps
and fuses. When looping with a number of AEs or accelerators, ignore the
ones that are disabled.
This patch is based on earlier work done by Conor McLoughlin.
Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Reviewed-by: Fiona Trahe <fiona.trahe@intel.com >
Reviewed-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-10-30 17:34:46 +11:00
Giovanni Cabiddu
92db319899
crypto: qat - replace device ids defines
...
Replace device ids defined in the QAT drivers with the ones in
include/linux/pci_ids.h.
Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Reviewed-by: Fiona Trahe <fiona.trahe@intel.com >
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-09-18 17:20:10 +10:00
Wojciech Ziemba
2bfd22766d
crypto: qat - replace user types with kernel u types
...
Kernel source code should not include stdint.h types.
This patch replaces uintXX_t types with respective ones defined in kernel
headers.
Signed-off-by: Wojciech Ziemba <wojciech.ziemba@intel.com >
Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-06-18 17:26:41 +10:00
Giovanni Cabiddu
1532e31f50
crypto: qat - convert to SPDX License Identifiers
...
Replace License Headers with SPDX License Identifiers.
Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2020-06-18 17:19:44 +10:00
Arnd Bergmann
8c9478a400
crypto: qat - reduce stack size with KASAN
...
Passing the register value by reference here leads a large amount of stack being
used when CONFIG_KASAN is enabled:
drivers/crypto/qat/qat_common/qat_hal.c: In function 'qat_hal_exec_micro_inst.constprop':
drivers/crypto/qat/qat_common/qat_hal.c:963:1: error: the frame size of 1792 bytes is larger than 1536 bytes [-Werror=frame-larger-than=]
Changing the register-read function to return the value instead reduces the stack
size to around 800 bytes, most of which is for the 'savuwords' array. The function
now no longer returns an error code, but nothing ever evaluated that anyway.
Signed-off-by: Arnd Bergmann <arnd@arndb.de >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2017-12-22 19:52:39 +11:00
Giovanni Cabiddu
685ce06268
crypto: qat - zero esram only for DH85x devices
...
Zero embedded ram in DH85x devices. This is not
needed for newer generations as it is done by HW.
Cc: <stable@vger.kernel.org >
Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2017-02-02 21:54:53 +08:00
Tadeusz Struk
70401f4edc
crypto: qat - update init_esram for C3xxx dev type
...
There is no esram on C3xxx devices so we don't need to wait for
it to initialize.
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2016-01-18 18:16:32 +08:00
Pingchao Yang
c0e77a11ff
crypto: qat - fix timeout issues
...
Change the variable times data type and timeout conditon since the value
of times should be -1 after loop.
Signed-off-by: Yang Pingchao <pingchao.yang@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2016-01-18 18:16:32 +08:00
Pingchao Yang
91a93eafea
crypto: qat - remove to call get_sram_bar_id for qat_c3xxx
...
Reported-by : Struk, Tadeusz <tadeusz.struk@intel.com >
Signed-off-by: Yang Pingchao <pingchao.yang@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2016-01-18 18:16:32 +08:00
Pingchao Yang
51d77dddff
crypto: qat - fix some timeout tests
...
Change the timeout condition since the times value would be -1 after
running MAX_RETRY_TIMES.
Reported-by: Dan Carpenter <dan.carpenter@oracle.com >
Signed-off-by: Yang Pingchao <pingchao.yang@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-12-22 20:43:32 +08:00
Pingchao Yang
46621e6f84
crypto: qat - fix CTX_ENABLES bits shift direction issue
...
AE CTX bits should be 8-15 in CTX_ENABLES, so the mask
value 0xff should be left shifted 0x8.
Reported-by: Dan Carpenter <dan.carpenter@oracle.com >
Signed-off-by: Yang Pingchao <pingchao.yang@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-12-22 20:43:31 +08:00
Pingchao Yang
b0272276d9
crypto: qat - add support for new devices to FW loader
...
FW loader updates for new qat devices
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-12-09 20:03:49 +08:00
Tadeusz Struk
9196d9676f
crypto: qat - remove unneeded variable
...
Remove unneeded variable val_indx.
Issue found by a static analyzer.
Reported-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com >
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-10-01 21:56:58 +08:00
Bruce Allan
13dd7bee20
crypto: qat - remove unused define
...
Signed-off-by: Bruce Allan <bruce.w.allan@intel.com >
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-07-28 15:03:33 +08:00
Pingchao Yang
f3dd7e60d2
crypto: qat - add support for MMP FW
...
Load Modular Math Processor(MMP) firmware into QAT devices to support
public key algorithm acceleration.
Signed-off-by: Pingchao Yang <pingchao.yang@intel.com >
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-07-17 21:20:15 +08:00
Allan, Bruce W
af6f2a7bb5
crypto: qat - fix checkpatch BIT_MACRO issues
...
CHECK:BIT_MACRO: Prefer using the BIT macro
Signed-off-by: Bruce Allan <bruce.w.allan@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-04-01 22:22:48 +08:00
Allan, Bruce W
665503049b
crypto: qat - make error and info log messages more descriptive
...
Convert pr_info() and pr_err() log messages to dev_info() and dev_err(),
respectively, where able. This adds the module name and PCI B:D:F to
indicate which QAT device generated the log message. The "QAT:" is removed
from these log messages as that is now unnecessary. A few of these log
messages have additional spelling/contextual fixes.
Signed-off-by: Bruce Allan <bruce.w.allan@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2015-03-23 22:06:49 +11:00
Tadeusz Struk
a727c4b6e5
crypto: qat - Move BAR definitions to device specific module
...
Move PCI BARs definitions to device specific module where it belongs.
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-11-06 23:14:59 +08:00
Tadeusz Struk
d9a44abf3a
crypto: qat - Use hweight for bit counting
...
Use predefined hweight32 function instead of writing a new one.
Signed-off-by: Pingchao Yang <pingchao.yang@intel.com >
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-08-01 22:36:08 +08:00
Tadeusz Struk
689917211c
crypto: qat - Updated print outputs
...
Updated pr_err output to make it more consistent.
Signed-off-by: Pingchao Yang <pingchao.yang@intel.com >
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-08-01 22:36:08 +08:00
Tadeusz Struk
9a147cb323
crypto: qat - change ae_num to ae_id
...
Change the logic how acceleration engines are indexed to make it
easier to read. Aslo some return code values updates to better reflect
what failed.
Signed-off-by: Pingchao Yang <pingchao.yang@intel.com >
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-08-01 22:36:06 +08:00
Dan Carpenter
ac1a2b49ea
crypto: qat - remove an unneeded cast
...
The cast to (unsigned int *) doesn't hurt anything but it is pointless.
Signed-off-by: Dan Carpenter <dan.carpenter@oracle.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-07-10 16:50:36 +08:00
Tadeusz Struk
d65071ecde
crypto: qat - Fixed new checkpatch warnings
...
After updates to checkpatch new warnings pops up this patch fixes them.
Signed-off-by: Bruce Allan <bruce.w.allan@intel.com >
Acked-by: Tadeusz Struk <tadeusz.struk@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-06-26 14:49:43 +08:00
Tadeusz Struk
b3416fb8a2
crypto: qat - Intel(R) QAT accelengine part of fw loader
...
This patch adds acceleration engine handler part the firmware loader.
Acked-by: Bo Cui <bo.cui@intel.com >
Reviewed-by: Bruce W. Allan <bruce.w.allan@intel.com >
Signed-off-by: Karen Xiang <karen.xiang@intel.com >
Signed-off-by: Pingchaox Yang <pingchaox.yang@intel.com >
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au >
2014-06-20 21:26:17 +08:00