Luca Weiss
633a81bead
clk: qcom: Add Video Clock controller (VIDEOCC) driver for Milos
...
Add support for the video clock controller found on Milos (e.g. SM7635)
based devices.
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Link: https://lore.kernel.org/r/20250715-sm7635-clocks-v3-11-18f9faac4984@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:17:05 -05:00
Luca Weiss
980d7c8446
clk: qcom: Add Graphics Clock controller (GPUCC) driver for Milos
...
Add support for the graphics clock controller found on Milos (e.g.
SM7635) based devices.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com >
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Link: https://lore.kernel.org/r/20250715-sm7635-clocks-v3-9-18f9faac4984@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:17:05 -05:00
Luca Weiss
f40b5217dc
clk: qcom: Add Display Clock controller (DISPCC) driver for Milos
...
Add support for the display clock controller found on Milos (e.g.
SM7635) based devices.
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Link: https://lore.kernel.org/r/20250715-sm7635-clocks-v3-7-18f9faac4984@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:17:05 -05:00
Luca Weiss
f003800e2d
clk: qcom: Add Camera Clock controller (CAMCC) driver for Milos
...
Add support for the camera clock controller found on Milos (e.g. SM7635)
based devices.
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Link: https://lore.kernel.org/r/20250715-sm7635-clocks-v3-5-18f9faac4984@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:17:05 -05:00
Luca Weiss
88174d5d94
clk: qcom: Add Global Clock controller (GCC) driver for Milos
...
Add support for the global clock controller found on Milos (e.g. SM7635)
based devices.
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Link: https://lore.kernel.org/r/20250715-sm7635-clocks-v3-3-18f9faac4984@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:17:04 -05:00
Taniya Das
f6a8abe0cc
clk: qcom: videocc-qcs615: Add QCS615 video clock controller driver
...
Add support for the video clock controller for video clients to
be able to request for the clocks on QCS615 platform.
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20250702-qcs615-mm-v10-clock-controllers-v11-9-9c216e1615ab@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:12:06 -05:00
Taniya Das
f4b5b40805
clk: qcom: gpucc-qcs615: Add QCS615 graphics clock controller driver
...
Add support for the graphics clock controller for graphics clients to
be able to request for the clocks on QCS615 platform.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20250702-qcs615-mm-v10-clock-controllers-v11-7-9c216e1615ab@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:12:06 -05:00
Taniya Das
9b47105f54
clk: qcom: dispcc-qcs615: Add QCS615 display clock controller driver
...
Add support for the display clock controller for display clients to
be able to request for the clocks on QCS615 platform.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20250702-qcs615-mm-v10-clock-controllers-v11-5-9c216e1615ab@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:12:06 -05:00
Taniya Das
28bc422939
clk: qcom: camcc-qcs615: Add QCS615 camera clock controller driver
...
Add support for the camera clock controller for camera clients to
be able to request for camcc clocks on QCS615 platform.
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20250702-qcs615-mm-v10-clock-controllers-v11-3-9c216e1615ab@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-07-16 23:12:05 -05:00
Satya Priya Kakitapalli
691f3413ba
clk: qcom: camcc-sc8180x: Add SC8180X camera clock controller driver
...
Add support for the camera clock controller for camera clients to
be able to request for camcc clocks on SC8180X platform.
Reviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com >
Signed-off-by: Satya Priya Kakitapalli <quic_skakitap@quicinc.com >
Link: https://lore.kernel.org/r/20250512-sc8180x-camcc-support-v4-3-8fb1d3265f52@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-06-10 22:15:49 -05:00
Konrad Dybcio
720b1e8f20
clk: qcom: Add video clock controller driver for SM6350
...
Add support for the video clock controller found on SM6350 based
devices.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com >
Signed-off-by: Konrad Dybcio <konradybcio@kernel.org >
Co-developed-by: Luca Weiss <luca.weiss@fairphone.com >
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Link: https://lore.kernel.org/r/20250324-sm6350-videocc-v2-3-cc22386433f4@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-06-10 14:58:13 -05:00
Devi Priya
9bf3684e0f
clk: qcom: Add NSS clock Controller driver for IPQ9574
...
Add Networking Sub System Clock Controller (NSSCC) driver for ipq9574 based
devices.
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Manikanta Mylavarapu <quic_mmanikan@quicinc.com >
Link: https://lore.kernel.org/r/20250313110359.242491-5-quic_mmanikan@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-03-17 10:11:45 -05:00
Konrad Dybcio
b076b995e2
clk: qcom: Add SM6115 LPASSCC
...
SM6115 (and its derivatives or similar SoCs) has an LPASS clock
controller block which provides audio-related resets.
Add the required code to support them.
[alexey.klimov] fixed compilation errors after rebase,
slightly changed the commit message
Cc: Konrad Dybcio <konradybcio@kernel.org >
Cc: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Cc: Srinivas Kandagatla <srinivas.kandagatla@linaro.org >
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Alexey Klimov <alexey.klimov@linaro.org >
Link: https://lore.kernel.org/r/20241212002551.2902954-3-alexey.klimov@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-01-07 20:29:39 -06:00
Luo Jie
f81715a4c8
clk: qcom: Add CMN PLL clock controller driver for IPQ SoC
...
The CMN PLL clock controller supplies clocks to the hardware
blocks that together make up the Ethernet function on Qualcomm
IPQ SoCs and to GCC. The driver is initially supported for
IPQ9574 SoC.
The CMN PLL clock controller expects a reference input clock
from the on-board Wi-Fi block acting as clock source. The input
reference clock needs to be configured to one of the supported
clock rates.
The controller supplies a number of fixed-rate output clocks.
For the IPQ9574, there is one output clock of 353 MHZ to PPE
(Packet Process Engine) hardware block, three 50 MHZ output
clocks and an additional 25 MHZ output clock supplied to the
connected Ethernet devices. The PLL also supplies a 24 MHZ
clock as XO and a 32 KHZ sleep clock to GCC, and one 31.25
MHZ clock to PCS.
Signed-off-by: Luo Jie <quic_luoj@quicinc.com >
Acked-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Link: https://lore.kernel.org/r/20250103-qcom_ipq_cmnpll-v8-2-c89fb4d4849d@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-01-06 17:44:47 -06:00
Krzysztof Kozlowski
f1080d8dab
clk: qcom: dispcc-sm8750: Add SM8750 Display clock controller
...
Add driver for Display clock controller (DISPCC) in Qualcomm SM8750.
The device has several differences against SM8650, including new Pongo
PLLs and different clock parents, thus no compatibility or driver
re-usage.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Link: https://lore.kernel.org/r/20250106-sm8750-dispcc-v2-3-6f42beda6317@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-01-06 10:31:39 -06:00
Taniya Das
8067618526
clk: qcom: Add TCSR clock driver for SM8750
...
The TCSR clock controller found on SM8750 provides refclks
for PCIE, USB and UFS. Add clock driver for it.
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20241204-sm8750_master_clks-v3-8-1a8f31a53a86@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-01-06 10:29:27 -06:00
Taniya Das
3267c774f3
clk: qcom: Add support for GCC on SM8750
...
Add support for GCC for SM8750 platform.
Signed-off-by: Melody Olvera <quic_molvera@quicinc.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Link: https://lore.kernel.org/r/20241204-sm8750_master_clks-v3-6-1a8f31a53a86@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2025-01-06 10:29:27 -06:00
Taniya Das
39d6dcf67f
clk: qcom: gcc: Add support for QCS615 GCC clocks
...
Add the global clock controller support for QCS615 SoC.
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Reviewed-by: Imran Shaik <quic_imrashai@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Link: https://lore.kernel.org/r/20241022-qcs615-clock-driver-v4-4-3d716ad0d987@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-12-25 22:54:33 -06:00
Konrad Dybcio
99c21c7ca6
clk: qcom: Add X1P42100 GPUCC driver
...
The 8-core X1s have a different GPU subsystem compared to their bigger
cousins, including the clocks part. Add the GPU clock controller driver
to drive these.
Signed-off-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Link: https://lore.kernel.org/r/20241221-topic-x1p4_clk-v1-3-dbaeccb74884@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-12-25 21:57:36 -06:00
Imran Shaik
95eeb2ffce
clk: qcom: Add support for Global Clock Controller on QCS8300
...
Add support for Global Clock Controller on QCS8300 platform.
Signed-off-by: Imran Shaik <quic_imrashai@quicinc.com >
Reviewed-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20240822-qcs8300-gcc-v2-2-b310dfa70ad8@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-11-05 17:00:14 -08:00
Sricharan Ramabadhran
21b5d5a4a3
clk: qcom: add Global Clock controller (GCC) driver for IPQ5424 SoC
...
Add support for the global clock controller found on IPQ5424 SoC.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Co-developed-by: Varadarajan Narayanan <quic_varada@quicinc.com >
Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com >
Signed-off-by: Sricharan Ramabadhran <quic_srichara@quicinc.com >
Link: https://lore.kernel.org/r/20241028060506.246606-4-quic_srichara@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-11-05 16:35:10 -08:00
Konrad Dybcio
30eb0e76d7
clk: qcom: add SAR2130P GPU Clock Controller support
...
Add support for the GPU Clock Controller as used on the SAR2130P and
SAR1130P platforms.
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Link: https://lore.kernel.org/r/20241027-sar2130p-clocks-v5-11-ecad2a1432ba@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-11-05 16:22:29 -08:00
Dmitry Baryshkov
13e677de1a
clk: qcom: add support for GCC on SAR2130P
...
Add driver for the Global Clock Controller as present on the Qualcomm
SAR2130P platform. This is based on the msm-5.10 tree, tag
KERNEL.PLATFORM.1.0.r4-00400-NEO.0.
Co-developed-by: Kalpak Kawadkar <quic_kkawadka@quicinc.com >
Signed-off-by: Kalpak Kawadkar <quic_kkawadka@quicinc.com >
Acked-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com >
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Link: https://lore.kernel.org/r/20241027-sar2130p-clocks-v5-8-ecad2a1432ba@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-11-05 16:22:29 -08:00
Taniya Das
e700bfd2f9
clk: qcom: Add support for Display clock Controllers on SA8775P
...
Add support for display0 and display1 clock controllers on SA8775P
platform.
Reviewed-by: Jagadeesh Kona <quic_jkona@quicinc.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20241011-sa8775p-mm-v4-resend-patches-v5-6-4a9f17dc683a@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-10-22 17:24:42 -05:00
Taniya Das
84c74dfbec
clk: qcom: Add support for Camera Clock Controller on SA8775P
...
Add support for Camera Clock Controller on SA8755P platform.
Reviewed-by: Jagadeesh Kona <quic_jkona@quicinc.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20241011-sa8775p-mm-v4-resend-patches-v5-4-4a9f17dc683a@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-10-22 17:24:42 -05:00
Taniya Das
9c28d1b9ec
clk: qcom: Add support for Video clock controller on SA8775P
...
Add support for Video Clock Controller for SA8775P platform.
Reviewed-by: Jagadeesh Kona <quic_jkona@quicinc.com >
Signed-off-by: Taniya Das <quic_tdas@quicinc.com >
Link: https://lore.kernel.org/r/20241011-sa8775p-mm-v4-resend-patches-v5-2-4a9f17dc683a@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-10-22 17:24:41 -05:00
Ajit Pandey
d63c77c526
clk: qcom: Add GPUCC driver support for SM4450
...
Add Graphics Clock Controller (GPUCC) support for SM4450 platform.
Signed-off-by: Ajit Pandey <quic_ajipan@quicinc.com >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Link: https://lore.kernel.org/r/20240611133752.2192401-8-quic_ajipan@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-08-15 14:14:49 -05:00
Ajit Pandey
ef40400767
clk: qcom: Add CAMCC driver support for SM4450
...
Add Camera Clock Controller (CAMCC) support for SM4450 platform.
Signed-off-by: Ajit Pandey <quic_ajipan@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Link: https://lore.kernel.org/r/20240611133752.2192401-6-quic_ajipan@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-08-15 14:14:22 -05:00
Ajit Pandey
76f05f1ec7
clk: qcom: Add DISPCC driver support for SM4450
...
Add Display Clock Controller (DISPCC) support for SM4450 platform.
Signed-off-by: Ajit Pandey <quic_ajipan@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Link: https://lore.kernel.org/r/20240611133752.2192401-4-quic_ajipan@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-08-15 14:13:57 -05:00
Dmitry Baryshkov
802b832055
clk: qcom: fold dispcc-sm8650 info dispcc-sm8550
...
There is a very minor difference between display clock controller
drivers for SM8550 and SM8650 platforms. Fold the second one into the
first one to reduce kernel footprint. The bindings for these two
hardware blocks are fully compatible.
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Link: https://lore.kernel.org/r/20240717-dispcc-sm8550-fixes-v2-6-5c4a3128c40b@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-07-31 22:10:03 -05:00
Satya Priya Kakitapalli
ea73b7acef
clk: qcom: Add camera clock controller driver for SM8150
...
Add support for the camera clock controller for camera clients
to be able to request for camcc clocks on SM8150 platform.
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Satya Priya Kakitapalli <quic_skakitap@quicinc.com >
Link: https://lore.kernel.org/r/20240731062916.2680823-8-quic_skakitap@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-07-31 21:57:02 -05:00
Bjorn Andersson
03675e398b
Merge branch '20240602114439.1611-1-quic_jkona@quicinc.com' into clk-for-6.11
...
Merge SM8650 video and camera clock drivers through topic branch, to
make available the DeviceTree binding includes to the DeviceTree source
branches as well.
2024-06-25 21:49:46 -05:00
Jagadeesh Kona
09ea421652
clk: qcom: camcc-sm8650: Add SM8650 camera clock controller driver
...
Add support for the camera clock controller for camera clients to
be able to request for camcc clocks on SM8650 platform.
Signed-off-by: Jagadeesh Kona <quic_jkona@quicinc.com >
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org >
Tested-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org >
Link: https://lore.kernel.org/r/20240602114439.1611-8-quic_jkona@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-06-25 21:47:52 -05:00
Konrad Dybcio
8cab033628
clk: qcom: Add QCM2290 GPU clock controller driver
...
Add a driver for the GPU clock controller block found on the QCM2290 SoC.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Link: https://lore.kernel.org/r/20240606-topic-rb1_gpu-v4-3-4bc0c19da4af@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-06-13 18:03:02 -05:00
Luo Jie
2441b965c4
clk: qcom: add clock controller driver for qca8386/qca8084
...
The clock controller driver of qca8386/qca8084 is registered
as the MDIO device, the hardware register is accessed by MDIO bus
that is normally used to access general PHY device, which is
different from the current existed qcom clock controller drivers
using ioremap to access hardware clock registers, nsscc-qca8k is
accessed via an MDIO bus.
MDIO bus is commonly utilized by both qca8386/qca8084 and other
PHY devices, so the mutex lock mdio_bus->mdio_lock should be
used instead of using the mutex lock of remap.
To access the hardware clock registers of qca8386/qca8084, there
is a special MDIO frame sequence, which needs to be sent to the
device.
Enable the reference clock before resetting the clock controller,
the reference clock rate is fixed to 50MHZ.
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Luo Jie <quic_luoj@quicinc.com >
Link: https://lore.kernel.org/r/20240605124541.2711467-5-quic_luoj@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-06-12 23:04:26 -05:00
Danila Tikhonov
aa9fc5c908
clk: qcom: Add Video Clock Controller driver for SM7150
...
Add support for the video clock controller found on SM7150.
Signed-off-by: Danila Tikhonov <danila@jiaxyga.com >
Link: https://lore.kernel.org/r/20240505201038.276047-9-danila@jiaxyga.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-05-27 12:01:56 -05:00
Danila Tikhonov
9f0532da42
clk: qcom: Add Camera Clock Controller driver for SM7150
...
Add support for the camera clock controller found on SM7150.
Signed-off-by: Danila Tikhonov <danila@jiaxyga.com >
Link: https://lore.kernel.org/r/20240505201038.276047-7-danila@jiaxyga.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-05-27 12:01:56 -05:00
Danila Tikhonov
3829c41219
clk: qcom: Add Display Clock Controller driver for SM7150
...
Add support for the display clock controller found on SM7150.
Co-developed-by: David Wronek <david@mainlining.org >
Signed-off-by: David Wronek <david@mainlining.org >
Signed-off-by: Danila Tikhonov <danila@jiaxyga.com >
Link: https://lore.kernel.org/r/20240505201038.276047-5-danila@jiaxyga.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-05-27 12:01:56 -05:00
Dmitry Baryshkov
c630cf8f3a
clk: qcom: drop the SC7180 Modem subsystem clock driver
...
This driver has never been used in the DT files merged to the kernel.
According to Sibi, it only worked on the pre-production devices. For the
production devices this functionality has been moved to the firmware.
Drop the driver to remove possible confusion.
Cc: Sibi Sankar <quic_sibis@quicinc.com >
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Link: https://lore.kernel.org/r/20240216-drop-sc7180-mss-v1-1-0a8dc8d71c0c@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-02-16 11:17:16 -06:00
Rajendra Nayak
76126a5129
clk: qcom: Add camcc clock driver for x1e80100
...
Add the camcc clock driver for x1e80100
Signed-off-by: Rajendra Nayak <quic_rjendra@quicinc.com >
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Tested-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Abel Vesa <abel.vesa@linaro.org >
Link: https://lore.kernel.org/r/20240202-x1e80100-clock-controllers-v4-10-7fb08c861c7c@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-02-06 11:13:19 -06:00
Abel Vesa
06aff11619
clk: qcom: Add TCSR clock driver for x1e80100
...
The TCSR clock controller found on X1E80100 provides refclks
for PCIE, USB and UFS. Add clock driver for it.
Signed-off-by: Abel Vesa <abel.vesa@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Link: https://lore.kernel.org/r/20240202-x1e80100-clock-controllers-v4-9-7fb08c861c7c@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-02-06 11:13:19 -06:00
Rajendra Nayak
acddef6e17
clk: qcom: Add GPU clock driver for x1e80100
...
Add Graphics Clock Controller (GPUCC) support for X1E80100 platform.
Signed-off-by: Rajendra Nayak <quic_rjendra@quicinc.com >
Signed-off-by: Abel Vesa <abel.vesa@linaro.org >
Link: https://lore.kernel.org/r/20240202-x1e80100-clock-controllers-v4-8-7fb08c861c7c@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-02-06 11:13:19 -06:00
Rajendra Nayak
ee3f073903
clk: qcom: Add dispcc clock driver for x1e80100
...
Add the dispcc clock driver for x1e80100.
Signed-off-by: Rajendra Nayak <quic_rjendra@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Signed-off-by: Abel Vesa <abel.vesa@linaro.org >
Link: https://lore.kernel.org/r/20240202-x1e80100-clock-controllers-v4-7-7fb08c861c7c@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2024-02-06 11:13:19 -06:00
Rajendra Nayak
161b7c401f
clk: qcom: Add Global Clock controller (GCC) driver for X1E80100
...
Add support for the global clock controller found on X1E80100
based devices.
Co-developed-by: Abel Vesa <abel.vesa@linaro.org >
Signed-off-by: Abel Vesa <abel.vesa@linaro.org >
Signed-off-by: Rajendra Nayak <quic_rjendra@quicinc.com >
Co-developed-by: Sibi Sankar <quic_sibis@quicinc.com >
Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Link: https://lore.kernel.org/r/20231205061002.30759-3-quic_sibis@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 20:20:00 -08:00
Imran Shaik
e146252ac1
clk: qcom: Add ECPRICC driver support for QDU1000 and QRU1000
...
Add ECPRI Clock Controller (ECPRICC) support for QDU1000 and QRU1000 SoCs.
Signed-off-by: Imran Shaik <quic_imrashai@quicinc.com >
Acked-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Link: https://lore.kernel.org/r/20231123064735.2979802-4-quic_imrashai@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 08:47:05 -08:00
Neil Armstrong
8676fd4f38
clk: qcom: add the SM8650 GPU Clock Controller driver
...
Add Graphics Clock Controller (GPUCC) support for SM8650 platform.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org >
Link: https://lore.kernel.org/r/20231106-topic-sm8650-upstream-clocks-v3-10-761a6fadb4c0@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 08:11:29 -08:00
Neil Armstrong
9e939f0083
clk: qcom: add the SM8650 Display Clock Controller driver
...
Add Display Clock Controller (DISPCC) support for SM8650 platform.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org >
Link: https://lore.kernel.org/r/20231106-topic-sm8650-upstream-clocks-v3-9-761a6fadb4c0@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 08:11:29 -08:00
Neil Armstrong
e3388328e4
clk: qcom: add the SM8650 TCSR Clock Controller driver
...
Add TCSR Clock Controller support for SM8650 platform.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org >
Link: https://lore.kernel.org/r/20231106-topic-sm8650-upstream-clocks-v3-8-761a6fadb4c0@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 08:11:29 -08:00
Neil Armstrong
aa381a2bdf
clk: qcom: add the SM8650 Global Clock Controller driver, part 2
...
Add Global Clock Controller (GCC) driver plumbing for the SM8650 platform.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org >
Link: https://lore.kernel.org/r/20231106-topic-sm8650-upstream-clocks-v3-7-761a6fadb4c0@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 08:11:29 -08:00
Bryan O'Donoghue
ff93872a9c
clk: qcom: camcc-sc8280xp: Add sc8280xp CAMCC
...
Add the sc8280xp CAMCC driver which follows the sdm845 CAMCC lineage
with additional CCI and IFE blocks and more granular clock parentage.
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Link: https://lore.kernel.org/r/20231026105345.3376-4-bryan.odonoghue@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
2023-12-07 08:02:33 -08:00