Guo Ren
321a8be37e
dt-bindings: update riscv plic compatible string
...
Add the compatible string "thead,c900-plic" to the riscv plic
bindings to support allwinner d1 SOC which contains c906 core.
Signed-off-by: Guo Ren <guoren@linux.alibaba.com >
Cc: Anup Patel <anup@brainfault.org >
Cc: Heiko Stuebner <heiko@sntech.de >
Cc: Rob Herring <robh@kernel.org >
Cc: Rob Herring <robh+dt@kernel.org >
Cc: Palmer Dabbelt <palmer@dabbelt.com >
Cc: Samuel Holland <samuel@sholland.org >
Reviewed-by: Rob Herring <robh@kernel.org >
Signed-off-by: Marc Zyngier <maz@kernel.org >
Link: https://lore.kernel.org/r/20220130135634.1213301-2-guoren@kernel.org
2022-02-02 10:48:50 +00:00
Thomas Gleixner
243d308037
Merge tag 'irqchip-fixes-5.17-1' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms into irq/urgent
...
Pull irqchip fixes from Marc Zyngier:
- Drop an unused private data field in the AIC driver
- Various fixes to the realtek-rtl driver
- Make the GICv3 ITS driver compile again in !SMP configurations
- Force reset of the GICv3 ITSs at probe time to avoid issues during kexec
- Yet another kfree/bitmap_free conversion
- Various DT updates (Renesas, SiFive)
Link: https://lore.kernel.org/r/20220128174217.517041-1-maz@kernel.org
2022-01-29 21:03:20 +01:00
Geert Uytterhoeven
c89e5eb7dc
dt-bindings: interrupt-controller: sifive,plic: Group interrupt tuples
...
To improve human readability and enable automatic validation, the tuples
in "interrupts-extended" properties should be grouped using angle
brackets.
Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org >
Reviewed-by: Rob Herring <robh@kernel.org >
Reviewed-by: Anup Patel <anup@brainfault.org >
Signed-off-by: Marc Zyngier <maz@kernel.org >
Link: https://lore.kernel.org/r/211705e74a2ce77de43d036c5dea032484119bf7.1643360419.git.geert@linux-m68k.org
2022-01-28 17:27:26 +00:00
Geert Uytterhoeven
8fbc16d26d
dt-bindings: interrupt-controller: sifive,plic: Fix number of interrupts
...
The number of interrupts lacks an upper bound, thus assuming one,
causing properly grouped "interrupts-extended" properties to be flagged
as an error by "make dtbs_check".
Fix this by adding the missing "maxItems", using the architectural
maximum of 15872 interrupts.
Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org >
Acked-by: Rob Herring <robh@kernel.org >
Reviewed-by: Anup Patel <anup@brainfault.org >
Signed-off-by: Marc Zyngier <maz@kernel.org >
Link: https://lore.kernel.org/r/f73a0aead89e1426b146c4c64f797aa035868bf0.1643360419.git.geert@linux-m68k.org
2022-01-28 17:27:26 +00:00
Emil Renner Berthing
9ac16169b4
dt-bindings: interrupt-controller: Add StarFive JH7100 plic
...
Add compatible string for StarFive JH7100 plic.
Reviewed-by: Geert Uytterhoeven <geert@linux-m68k.org >
Acked-by: Rob Herring <robh@kernel.org >
Signed-off-by: Emil Renner Berthing <kernel@esmil.dk >
2021-11-28 20:04:14 +01:00
Damien Le Moal
90ddcd642a
dt-bindings: update sifive plic compatible string
...
Add the compatible string "canaan,k210-plic" to the Sifive plic bindings
to indicate the use of the "sifive,plic-1.0.0" IP block in the Canaan
Kendryte K210 SoC. The description is also updated to reflect this
change, that is, that SoCs from other vendors may also use this plic
implementation.
Signed-off-by: Damien Le Moal <damien.lemoal@wdc.com >
Acked-by: Rob Herring <robh@kernel.org >
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com >
2021-02-22 17:51:08 -08:00
Sagar Kadam
c825a081c1
dt-bindings: riscv: convert plic bindings to json-schema
...
Convert device tree bindings for SiFive's PLIC to YAML format
Signed-off-by: Sagar Kadam <sagar.kadam@sifive.com >
Link: https://lore.kernel.org/r/1601393531-2402-3-git-send-email-sagar.kadam@sifive.com
Signed-off-by: Rob Herring <robh@kernel.org >
2020-10-06 13:43:58 -05:00
