Jun Lei
d97fd7a07b
drm/amd/display: enable dchub request limit for DCN 3.2.x
...
[why]
HW recommend we enable this for better DF QoS for DCN 3.2.x
[how]
Add interfaces to hubbub to program register
Add initialization as part of init_hw
Add default settings for DCN 3.2.x
Add registry override for debug/tuning
Reviewed-by: Alvin Lee <Alvin.Lee2@amd.com >
Acked-by: Tom Chung <chiahsuan.chung@amd.com >
Signed-off-by: Jun Lei <jun.lei@amd.com >
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com >
Signed-off-by: Alex Deucher <alexander.deucher@amd.com >
2022-11-15 13:34:42 -05:00
Charlene Liu
0c41021cb8
drm/amd/display: Expose few dchubbub functions
...
[why]
Expose few dchubbun functions in dcn31 and dcn32 to leverage.
Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com >
Acked-by: Wayne Lin <wayne.lin@amd.com >
Signed-off-by: Charlene Liu <Charlene.Liu@amd.com >
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com >
Signed-off-by: Alex Deucher <alexander.deucher@amd.com >
2022-09-19 15:14:18 -04:00
Aurabindo Pillai
262236b4f5
drm/amd/display: add missing reg defs for DCN3x HUBBUB
...
[Why&How]
The omitted register definition caused call traces like:
[ 3.811215] WARNING: CPU: 7 PID: 794 at drivers/gpu/drm/amd/amdgpu/../display/dc/dc_helper.c:120 set_reg_field_values.constprop.0+0xc7/0xe0 [amdgpu]
[ 3.811406] Modules linked in: amdgpu(+) drm_ttm_helper ttm iommu_v2 gpu_sched drm_kms_helper cfbfillrect syscopyarea cfbimgblt sysfillrect sysimgblt fb_sys_fops cfbcopyarea drm i2c_piix4 drm_panel_orientation_quirks
[ 3.811419] CPU: 7 PID: 794 Comm: systemd-udevd Not tainted 5.16.0-kfd+ #132
[ 3.811422] Hardware name: System manufacturer System Product Name/ROG STRIX B450-F GAMING, BIOS 3003 12/09/2019
[ 3.811425] RIP: 0010:set_reg_field_values.constprop.0+0xc7/0xe0 [amdgpu]
[ 3.811615] Code: 08 49 89 51 08 8b 08 48 8d 42 08 49 89 41 08 44 8b 02 48 8d 50 08 0f b6 c9 49 89 51 08 8b 00 45 85 c0 75 b3 0f 0b eb af 5d c3 <0f> 0b e9 48 ff ff ff 49 8b 51 08 eb d0 49 8b 41 08 eb d5 66 0f 1f
[ 3.811619] RSP: 0018:ffffb8c1c04cf640 EFLAGS: 00010246
[ 3.811621] RAX: 0000000000000000 RBX: ffff96f2100d8800 RCX: 0000000000000000
[ 3.811623] RDX: 0000000000000000 RSI: 0000000000000001 RDI: ffffb8c1c04cf650
[ 3.811625] RBP: ffffb8c1c04cf640 R08: 000000000000047f R09: ffffb8c1c04cf658
[ 3.811627] R10: ffff96f5161ff000 R11: ffff96f5161ff000 R12: ffff96f204afb9c0
[ 3.811629] R13: 0000000000000000 R14: ffff96f202b94c00 R15: ffffb8c1c04cf718
[ 3.811631] FS: 00007fe07c2e2880(0000) GS:ffff96f5059c0000(0000) knlGS:0000000000000000
[ 3.811634] CS: 0010 DS: 0000 ES: 0000 CR0: 0000000080050033
[ 3.811636] CR2: 0000559634ab57b8 CR3: 0000000120674000 CR4: 00000000003506e0
[ 3.811637] Call Trace:
[ 3.811640] <TASK>
[ 3.811642] generic_reg_update_ex+0x69/0x200 [amdgpu]
[ 3.811831] ? _printk+0x58/0x6f
[ 3.811836] dcn32_init_crb+0x18f/0x1b0 [amdgpu]
[ 3.812031] dcn32_init_hw+0x379/0x6a0 [amdgpu]
[ 3.812223] dc_hardware_init+0xba/0x100 [amdgpu]
[ 3.812415] amdgpu_dm_init.isra.0.cold+0x166/0x1867 [amdgpu]
[ 3.812616] ? dev_vprintk_emit+0x139/0x15d
[ 3.812621] ? dev_printk_emit+0x4e/0x65
[ 3.812624] dm_hw_init+0x12/0x30 [amdgpu]
[ 3.812820] amdgpu_device_init.cold+0x130d/0x178c [amdgpu]
[ 3.813017] ? pci_read_config_word+0x25/0x40
[ 3.813021] amdgpu_driver_load_kms+0x1a/0x130 [amdgpu]
[ 3.813178] amdgpu_pci_probe+0x130/0x330 [amdgpu]
Fixes: 4f29f9cf09aurabindo.pillai@amd.com >
Reviewed-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com >
Signed-off-by: Alex Deucher <alexander.deucher@amd.com >
2022-06-21 18:17:22 -04:00
Aurabindo Pillai
235c676342
drm/amd/display: add DCN32/321 specific files for Display Core
...
Add core DC support for DCN 3.2.x.
v2: squash in fixup (Alex)
Signed-off-by: Aurabindo Pillai <aurabindo.pillai@amd.com >
Signed-off-by: Alex Deucher <alexander.deucher@amd.com >
2022-06-03 16:43:37 -04:00
