mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 14:53:58 -04:00
Currently, users of Mediatek UFOe (Unified Frame Optimization engine) DT bindings set mediatek,gce-client-reg node property, which is missing from the DT schema. For example, device tree arch/arm64/boot/dts/mediatek/mt8173.dtsi is causing the following dtb check error: arch/arm64/boot/dts/mediatek/mt8173-elm.dtb: ufoe@1401a000 (mediatek,mt8173-disp-ufoe): 'mediatek,gce-client-reg' does not match any of the regexes: '^pinctrl-[0-9]+$' This commit adds the missing node property in the DT schema and updates the example as well. Signed-off-by: Ariel D'Alessandro <ariel.dalessandro@collabora.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20250911151001.108744-7-ariel.dalessandro@collabora.com Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
108 lines
3.1 KiB
YAML
108 lines
3.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/mediatek/mediatek,ufoe.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Mediatek display UFOe
|
|
|
|
maintainers:
|
|
- Chun-Kuang Hu <chunkuang.hu@kernel.org>
|
|
- Philipp Zabel <p.zabel@pengutronix.de>
|
|
|
|
description: |
|
|
Mediatek display UFOe stands for Unified Frame Optimization engine.
|
|
UFOe can cut the data rate for DSI port which may lead to reduce power
|
|
consumption.
|
|
UFOe device node must be siblings to the central MMSYS_CONFIG node.
|
|
For a description of the MMSYS_CONFIG binding, see
|
|
Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml
|
|
for details.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- enum:
|
|
- mediatek,mt8173-disp-ufoe
|
|
- items:
|
|
- const: mediatek,mt6795-disp-ufoe
|
|
- const: mediatek,mt8173-disp-ufoe
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
power-domains:
|
|
description: A phandle and PM domain specifier as defined by bindings of
|
|
the power controller specified by phandle. See
|
|
Documentation/devicetree/bindings/power/power-domain.yaml for details.
|
|
|
|
clocks:
|
|
items:
|
|
- description: UFOe Clock
|
|
|
|
ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
description:
|
|
Input and output ports can have multiple endpoints, each of those
|
|
connects to either the primary, secondary, etc, display pipeline.
|
|
|
|
properties:
|
|
port@0:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: UFOE input, usually from one of the RDMA blocks.
|
|
|
|
port@1:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description:
|
|
UFOE output to the input of the next desired component in the
|
|
display pipeline, usually one of the available DSI blocks.
|
|
|
|
required:
|
|
- port@0
|
|
- port@1
|
|
|
|
mediatek,gce-client-reg:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
description: describes how to locate the GCE client register
|
|
items:
|
|
- items:
|
|
- description: Phandle reference to a Mediatek GCE Mailbox
|
|
- description:
|
|
GCE subsys id mapping to a client defined in header
|
|
include/dt-bindings/gce/<chip>-gce.h.
|
|
- description: offset for the GCE register offset
|
|
- description: size of the GCE register offset
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- power-domains
|
|
- clocks
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/mt8173-clk.h>
|
|
#include <dt-bindings/gce/mt8173-gce.h>
|
|
#include <dt-bindings/power/mt8173-power.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
ufoe@1401a000 {
|
|
compatible = "mediatek,mt8173-disp-ufoe";
|
|
reg = <0 0x1401a000 0 0x1000>;
|
|
interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_LOW>;
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
|
clocks = <&mmsys CLK_MM_DISP_UFOE>;
|
|
mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0xa000 0x1000>;
|
|
};
|
|
};
|