mirror of
https://github.com/torvalds/linux.git
synced 2026-04-24 09:35:52 -04:00
a8c4362bad
The namespace of NVKM is being changed to nvkm_ instead of nouveau_, which will be used for the DRM part of the driver. This is being done in order to make it very clear as to what part of the driver a given symbol belongs to, and as a minor step towards splitting the DRM driver out to be able to stand on its own (for virt). Because there's already a large amount of churn here anyway, this is as good a time as any to also switch to NVIDIA's device and chipset naming to ease collaboration with them. A comparison of objdump disassemblies proves no code changes. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
125 lines
3.4 KiB
C
125 lines
3.4 KiB
C
/*
|
|
* Copyright 2013 Red Hat Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Ben Skeggs
|
|
*/
|
|
#include "nv50.h"
|
|
|
|
#include <subdev/bios.h>
|
|
#include <subdev/bios/init.h>
|
|
#include <subdev/bios/pll.h>
|
|
#include <subdev/clk/pll.h>
|
|
|
|
int
|
|
gf100_devinit_pll_set(struct nvkm_devinit *devinit, u32 type, u32 freq)
|
|
{
|
|
struct nv50_devinit_priv *priv = (void *)devinit;
|
|
struct nvkm_bios *bios = nvkm_bios(priv);
|
|
struct nvbios_pll info;
|
|
int N, fN, M, P;
|
|
int ret;
|
|
|
|
ret = nvbios_pll_parse(bios, type, &info);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = gt215_pll_calc(nv_subdev(devinit), &info, freq, &N, &fN, &M, &P);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
switch (info.type) {
|
|
case PLL_VPLL0:
|
|
case PLL_VPLL1:
|
|
case PLL_VPLL2:
|
|
case PLL_VPLL3:
|
|
nv_mask(priv, info.reg + 0x0c, 0x00000000, 0x00000100);
|
|
nv_wr32(priv, info.reg + 0x04, (P << 16) | (N << 8) | M);
|
|
nv_wr32(priv, info.reg + 0x10, fN << 16);
|
|
break;
|
|
default:
|
|
nv_warn(priv, "0x%08x/%dKhz unimplemented\n", type, freq);
|
|
ret = -EINVAL;
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static u64
|
|
gf100_devinit_disable(struct nvkm_devinit *devinit)
|
|
{
|
|
struct nv50_devinit_priv *priv = (void *)devinit;
|
|
u32 r022500 = nv_rd32(priv, 0x022500);
|
|
u64 disable = 0ULL;
|
|
|
|
if (r022500 & 0x00000001)
|
|
disable |= (1ULL << NVDEV_ENGINE_DISP);
|
|
|
|
if (r022500 & 0x00000002) {
|
|
disable |= (1ULL << NVDEV_ENGINE_MSPDEC);
|
|
disable |= (1ULL << NVDEV_ENGINE_MSPPP);
|
|
}
|
|
|
|
if (r022500 & 0x00000004)
|
|
disable |= (1ULL << NVDEV_ENGINE_MSVLD);
|
|
if (r022500 & 0x00000008)
|
|
disable |= (1ULL << NVDEV_ENGINE_MSENC);
|
|
if (r022500 & 0x00000100)
|
|
disable |= (1ULL << NVDEV_ENGINE_CE0);
|
|
if (r022500 & 0x00000200)
|
|
disable |= (1ULL << NVDEV_ENGINE_CE1);
|
|
|
|
return disable;
|
|
}
|
|
|
|
static int
|
|
gf100_devinit_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
|
|
struct nvkm_oclass *oclass, void *data, u32 size,
|
|
struct nvkm_object **pobject)
|
|
{
|
|
struct nv50_devinit_priv *priv;
|
|
int ret;
|
|
|
|
ret = nvkm_devinit_create(parent, engine, oclass, &priv);
|
|
*pobject = nv_object(priv);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (nv_rd32(priv, 0x022500) & 0x00000001)
|
|
priv->base.post = true;
|
|
|
|
return 0;
|
|
}
|
|
|
|
struct nvkm_oclass *
|
|
gf100_devinit_oclass = &(struct nvkm_devinit_impl) {
|
|
.base.handle = NV_SUBDEV(DEVINIT, 0xc0),
|
|
.base.ofuncs = &(struct nvkm_ofuncs) {
|
|
.ctor = gf100_devinit_ctor,
|
|
.dtor = _nvkm_devinit_dtor,
|
|
.init = nv50_devinit_init,
|
|
.fini = _nvkm_devinit_fini,
|
|
},
|
|
.pll_set = gf100_devinit_pll_set,
|
|
.disable = gf100_devinit_disable,
|
|
.post = nvbios_init,
|
|
}.base;
|