mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 06:44:00 -04:00
c75617dd94
Document the access-controllers for coresight peripherals in case some access checks need to be performed to use them. Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Acked-by: Suzuki K Poulose <suzuki.poulose@arm.com> Link: https://lore.kernel.org/r/20260226-debug_bus-v6-1-5d794697798d@foss.st.com Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
102 lines
2.3 KiB
YAML
102 lines
2.3 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/arm/arm,coresight-tpiu.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Arm CoreSight Trace Port Interface Unit
|
|
|
|
maintainers:
|
|
- Mathieu Poirier <mathieu.poirier@linaro.org>
|
|
- Mike Leach <mike.leach@linaro.org>
|
|
- Leo Yan <leo.yan@linaro.org>
|
|
- Suzuki K Poulose <suzuki.poulose@arm.com>
|
|
|
|
description: |
|
|
CoreSight components are compliant with the ARM CoreSight architecture
|
|
specification and can be connected in various topologies to suit a particular
|
|
SoCs tracing needs. These trace components can generally be classified as
|
|
sinks, links and sources. Trace data produced by one or more sources flows
|
|
through the intermediate links connecting the source to the currently selected
|
|
sink.
|
|
|
|
The CoreSight Trace Port Interface Unit captures trace data from the trace bus
|
|
and outputs it to an external trace port.
|
|
|
|
# Need a custom select here or 'arm,primecell' will match on lots of nodes
|
|
select:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: arm,coresight-tpiu
|
|
required:
|
|
- compatible
|
|
|
|
allOf:
|
|
- $ref: /schemas/arm/primecell.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: arm,coresight-tpiu
|
|
- const: arm,primecell
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
items:
|
|
- const: apb_pclk
|
|
- const: atclk
|
|
|
|
label:
|
|
description:
|
|
Description of a coresight device.
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
in-ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
additionalProperties: false
|
|
|
|
properties:
|
|
port:
|
|
description: Input connection from the CoreSight Trace bus.
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
|
|
access-controllers:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- in-ports
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
tpiu@e3c05000 {
|
|
compatible = "arm,coresight-tpiu", "arm,primecell";
|
|
reg = <0xe3c05000 0x1000>;
|
|
|
|
clocks = <&clk_375m>;
|
|
clock-names = "apb_pclk";
|
|
in-ports {
|
|
port {
|
|
tpiu_in_port: endpoint {
|
|
remote-endpoint = <&funnel4_out_port0>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
...
|