mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 06:44:00 -04:00
79643afdd9
MT8195's HDMI PHY block has 4 clocks instead of just a single one. Describe the extra clocks for it. Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com> Signed-off-by: Louis-Alexis Eyraud <louisalexis.eyraud@collabora.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Link: https://patchwork.kernel.org/project/linux-mediatek/patch/20251217-mtk-genio-evk-hdmi-support-v2-3-a994976bb39a@collabora.com/ Signed-off-by: Chun-Kuang Hu <chunkuang.hu@kernel.org>
122 lines
2.6 KiB
YAML
122 lines
2.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
# Copyright (c) 2020 MediaTek
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/phy/mediatek,hdmi-phy.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MediaTek High Definition Multimedia Interface (HDMI) PHY
|
|
|
|
maintainers:
|
|
- Chun-Kuang Hu <chunkuang.hu@kernel.org>
|
|
- Philipp Zabel <p.zabel@pengutronix.de>
|
|
- Chunfeng Yun <chunfeng.yun@mediatek.com>
|
|
|
|
description: |
|
|
The HDMI PHY serializes the HDMI encoder's three channel 10-bit parallel
|
|
output and drives the HDMI pads.
|
|
|
|
properties:
|
|
$nodename:
|
|
pattern: "^hdmi-phy@[0-9a-f]+$"
|
|
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- mediatek,mt7623-hdmi-phy
|
|
- const: mediatek,mt2701-hdmi-phy
|
|
- items:
|
|
- enum:
|
|
- mediatek,mt8188-hdmi-phy
|
|
- const: mediatek,mt8195-hdmi-phy
|
|
- const: mediatek,mt2701-hdmi-phy
|
|
- const: mediatek,mt8173-hdmi-phy
|
|
- const: mediatek,mt8195-hdmi-phy
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
items:
|
|
- description: PLL reference clock
|
|
- description: HDMI 26MHz clock
|
|
- description: HDMI PLL1 clock
|
|
- description: HDMI PLL2 clock
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
items:
|
|
- const: pll_ref
|
|
- const: 26m
|
|
- const: pll1
|
|
- const: pll2
|
|
|
|
clock-output-names:
|
|
maxItems: 1
|
|
|
|
"#phy-cells":
|
|
const: 0
|
|
|
|
"#clock-cells":
|
|
const: 0
|
|
|
|
mediatek,ibias:
|
|
description:
|
|
TX DRV bias current for < 1.65Gbps
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 0
|
|
maximum: 63
|
|
default: 0xa
|
|
|
|
mediatek,ibias_up:
|
|
description:
|
|
TX DRV bias current for >= 1.65Gbps
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 0
|
|
maximum: 63
|
|
default: 0x1c
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- clock-output-names
|
|
- "#phy-cells"
|
|
- "#clock-cells"
|
|
|
|
allOf:
|
|
- if:
|
|
not:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: mediatek,mt8195-hdmi-phy
|
|
then:
|
|
properties:
|
|
clocks:
|
|
maxItems: 1
|
|
clock-names:
|
|
maxItems: 1
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/mt8173-clk.h>
|
|
hdmi_phy: hdmi-phy@10209100 {
|
|
compatible = "mediatek,mt8173-hdmi-phy";
|
|
reg = <0x10209100 0x24>;
|
|
clocks = <&apmixedsys CLK_APMIXED_HDMI_REF>;
|
|
clock-names = "pll_ref";
|
|
clock-output-names = "hdmitx_dig_cts";
|
|
mediatek,ibias = <0xa>;
|
|
mediatek,ibias_up = <0x1c>;
|
|
#clock-cells = <0>;
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
...
|