mirror of
https://github.com/torvalds/linux.git
synced 2026-04-26 10:32:25 -04:00
fb5f8f3ca5
Deprecate cdns,max-outbound-regions and cdns,no-bar-match-nbits for host mode as both these could be derived from "ranges" and "dma-ranges" property. "cdns,max-outbound-regions" property would still be required for EP mode. Link: https://lore.kernel.org/r/20200508130646.23939-2-kishon@ti.com Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Tom Joseph <tjoseph@cadence.com>
76 lines
1.8 KiB
YAML
76 lines
1.8 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pci/cdns,cdns-pcie-host.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Cadence PCIe host controller
|
|
|
|
maintainers:
|
|
- Tom Joseph <tjoseph@cadence.com>
|
|
|
|
allOf:
|
|
- $ref: /schemas/pci/pci-bus.yaml#
|
|
- $ref: "cdns-pcie-host.yaml#"
|
|
|
|
properties:
|
|
compatible:
|
|
const: cdns,cdns-pcie-host
|
|
|
|
reg:
|
|
maxItems: 3
|
|
|
|
reg-names:
|
|
items:
|
|
- const: reg
|
|
- const: cfg
|
|
- const: mem
|
|
|
|
msi-parent: true
|
|
|
|
required:
|
|
- reg
|
|
- reg-names
|
|
|
|
examples:
|
|
- |
|
|
bus {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
pcie@fb000000 {
|
|
compatible = "cdns,cdns-pcie-host";
|
|
device_type = "pci";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
bus-range = <0x0 0xff>;
|
|
linux,pci-domain = <0>;
|
|
vendor-id = <0x17cd>;
|
|
device-id = <0x0200>;
|
|
|
|
reg = <0x0 0xfb000000 0x0 0x01000000>,
|
|
<0x0 0x41000000 0x0 0x00001000>,
|
|
<0x0 0x40000000 0x0 0x04000000>;
|
|
reg-names = "reg", "cfg", "mem";
|
|
|
|
ranges = <0x02000000 0x0 0x42000000 0x0 0x42000000 0x0 0x1000000>,
|
|
<0x01000000 0x0 0x43000000 0x0 0x43000000 0x0 0x0010000>;
|
|
dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x1 0x00000000>;
|
|
|
|
#interrupt-cells = <0x1>;
|
|
|
|
interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 0x0 14 0x1>,
|
|
<0x0 0x0 0x0 0x2 &gic 0x0 0x0 0x0 15 0x1>,
|
|
<0x0 0x0 0x0 0x3 &gic 0x0 0x0 0x0 16 0x1>,
|
|
<0x0 0x0 0x0 0x4 &gic 0x0 0x0 0x0 17 0x1>;
|
|
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x7>;
|
|
|
|
msi-parent = <&its_pci>;
|
|
|
|
phys = <&pcie_phy0>;
|
|
phy-names = "pcie-phy";
|
|
};
|
|
};
|
|
...
|