mirror of
https://github.com/torvalds/linux.git
synced 2026-04-22 08:44:02 -04:00
38e8c4184e
Enable power gating for all units and sub-pipes that
are disabled by default.
v2: change the init function name
use symmetric calls for enable/disable pg
re-pharase commit message (Rodrigo)
modify the sub-pipe power gating condition
v3: set hysteresis value for render and media
when GuC PC is disabled
skip CPG for PVC (Vinay)
v4: rebase
Signed-off-by: Riana Tauro <riana.tauro@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> #v2
Reviewed-by: Vinay Belgaumkar <vinay.belgaumkar@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20240524070916.143022-3-riana.tauro@intel.com
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
20 lines
434 B
C
20 lines
434 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _XE_GT_IDLE_H_
|
|
#define _XE_GT_IDLE_H_
|
|
|
|
#include "xe_gt_idle_types.h"
|
|
|
|
struct xe_gt;
|
|
|
|
int xe_gt_idle_init(struct xe_gt_idle *gtidle);
|
|
void xe_gt_idle_enable_c6(struct xe_gt *gt);
|
|
void xe_gt_idle_disable_c6(struct xe_gt *gt);
|
|
void xe_gt_idle_enable_pg(struct xe_gt *gt);
|
|
void xe_gt_idle_disable_pg(struct xe_gt *gt);
|
|
|
|
#endif /* _XE_GT_IDLE_H_ */
|