mirror of
https://github.com/torvalds/linux.git
synced 2026-05-02 05:22:49 -04:00
a495681151
Prepare for pinctrl-single yaml binding and unify pin group node names. Let's standardize on pin group node naming ending in -pins. As we don't necessarily have a SoC specific compatible property for pinctrl-single. I'd rather not add a pattern match for pins somewhere in the name for all the users. Trying to add matches for pins-default will be futile as on the earlier SoCs we've already seen names like pins-sleep, pins-idle, pins-off and so on that would need to be matched. And as the node is a pin group, let's prefer to use naming -pins rather than -pin as more pins may need to be added to the pin group later on. Signed-off-by: Tony Lindgren <tony@atomide.com> [vigneshr@ti.com: Rebase onto latest ti/next and extend to new nodes] Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
62 lines
1.3 KiB
Plaintext
62 lines
1.3 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) Siemens AG, 2018-2021
|
|
*
|
|
* Authors:
|
|
* Le Jin <le.jin@siemens.com>
|
|
* Jan Kiszka <jan.kiszka@siemens.com>
|
|
*
|
|
* Common bits of the IOT2050 Basic variant, PG1 and PG2
|
|
*/
|
|
|
|
#include "k3-am65-iot2050-common.dtsi"
|
|
|
|
/ {
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
/* 1G RAM */
|
|
reg = <0x00000000 0x80000000 0x00000000 0x40000000>;
|
|
};
|
|
|
|
cpus {
|
|
cpu-map {
|
|
/delete-node/ cluster1;
|
|
};
|
|
/delete-node/ cpu@100;
|
|
/delete-node/ cpu@101;
|
|
};
|
|
|
|
/delete-node/ l2-cache1;
|
|
};
|
|
|
|
/* eMMC */
|
|
&sdhci0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&main_pmx0 {
|
|
main_uart0_pins_default: main-uart0-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM65X_IOPAD(0x01e4, PIN_INPUT, 0) /* (AF11) UART0_RXD */
|
|
AM65X_IOPAD(0x01e8, PIN_OUTPUT, 0) /* (AE11) UART0_TXD */
|
|
AM65X_IOPAD(0x01ec, PIN_INPUT, 0) /* (AG11) UART0_CTSn */
|
|
AM65X_IOPAD(0x01f0, PIN_OUTPUT, 0) /* (AD11) UART0_RTSn */
|
|
AM65X_IOPAD(0x0188, PIN_INPUT, 1) /* (D25) UART0_DCDn */
|
|
AM65X_IOPAD(0x018c, PIN_INPUT, 1) /* (B26) UART0_DSRn */
|
|
AM65X_IOPAD(0x0190, PIN_OUTPUT, 1) /* (A24) UART0_DTRn */
|
|
AM65X_IOPAD(0x0194, PIN_INPUT, 1) /* (E24) UART0_RIN */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&main_uart0 {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_uart0_pins_default>;
|
|
};
|
|
|
|
&mcu_r5fss0 {
|
|
/* lock-step mode not supported on Basic boards */
|
|
ti,cluster-mode = <0>;
|
|
};
|