mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 23:03:57 -04:00
8871389da1
Prefer the new "rx-polarity" and "tx-polarity" properties, which in this case have the advantage that polarity inversion can be specified per direction (and per protocol, although this isn't useful here). We use the vendor specific ones as fallback if the standard description doesn't exist. Daniel, referring to the Mediatek SDK, clarifies that the combined SGMII_PN_SWAP_TX_RX register field should be split like this: bit 0 is TX and bit 1 is RX: https://lore.kernel.org/linux-phy/aSW--slbJWpXK0nv@makrotopia.org/ Suggested-by: Daniel Golle <daniel@makrotopia.org> Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com> Link: https://patch.msgid.link/20260119091220.1493761-6-vladimir.oltean@nxp.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
39 lines
997 B
Plaintext
39 lines
997 B
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
#
|
|
# PCS Layer Configuration
|
|
#
|
|
|
|
menu "PCS device drivers"
|
|
|
|
config PCS_XPCS
|
|
tristate "Synopsys DesignWare Ethernet XPCS"
|
|
select PHYLINK
|
|
help
|
|
This module provides a driver and helper functions for Synopsys
|
|
DesignWare XPCS controllers.
|
|
|
|
config PCS_LYNX
|
|
tristate
|
|
help
|
|
This module provides helpers to phylink for managing the Lynx PCS
|
|
which is part of the Layerscape and QorIQ Ethernet SERDES.
|
|
|
|
config PCS_MTK_LYNXI
|
|
tristate
|
|
select PHY_COMMON_PROPS
|
|
select REGMAP
|
|
help
|
|
This module provides helpers to phylink for managing the LynxI PCS
|
|
which is part of MediaTek's SoC and Ethernet switch ICs.
|
|
|
|
config PCS_RZN1_MIIC
|
|
tristate "Renesas RZ/N1, RZ/N2H, RZ/T2H MII converter"
|
|
depends on OF
|
|
depends on ARCH_RENESAS || COMPILE_TEST
|
|
help
|
|
This module provides a driver for the MII converter available on
|
|
Renesas RZ/N1, RZ/N2H, and RZ/T2H SoCs. This PCS converts MII to
|
|
RMII/RGMII, or can be set in pass-through mode for MII.
|
|
|
|
endmenu
|