mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 14:53:58 -04:00
The rk3576 controller is based on the same newer Synopsis IP as the one found in the rk3588. Its external setting bits in the GRF are different though, so it needs its own distinct compatible. Acked-by: "Rob Herring (Arm)" <robh@kernel.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de> Link: https://lore.kernel.org/r/20250707164906.1445288-9-heiko@sntech.de
122 lines
2.5 KiB
YAML
122 lines
2.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/rockchip/rockchip,rk3588-mipi-dsi2.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Rockchip specific extensions to the Synopsys Designware MIPI DSI2
|
|
|
|
maintainers:
|
|
- Heiko Stuebner <heiko@sntech.de>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- rockchip,rk3576-mipi-dsi2
|
|
- rockchip,rk3588-mipi-dsi2
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 2
|
|
|
|
clock-names:
|
|
items:
|
|
- const: pclk
|
|
- const: sys
|
|
|
|
rockchip,grf:
|
|
$ref: /schemas/types.yaml#/definitions/phandle
|
|
description:
|
|
This SoC uses GRF regs to switch between vopl/vopb.
|
|
|
|
phys:
|
|
maxItems: 1
|
|
|
|
phy-names:
|
|
const: dcphy
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
reset-names:
|
|
const: apb
|
|
|
|
ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
|
|
properties:
|
|
port@0:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: Input node to receive pixel data.
|
|
|
|
port@1:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: DSI output node to panel.
|
|
|
|
required:
|
|
- port@0
|
|
- port@1
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- clock-names
|
|
- rockchip,grf
|
|
- phys
|
|
- phy-names
|
|
- ports
|
|
- reg
|
|
|
|
allOf:
|
|
- $ref: /schemas/display/dsi-controller.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/rockchip,rk3588-cru.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/phy/phy.h>
|
|
#include <dt-bindings/power/rk3588-power.h>
|
|
#include <dt-bindings/reset/rockchip,rk3588-cru.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
dsi@fde20000 {
|
|
compatible = "rockchip,rk3588-mipi-dsi2";
|
|
reg = <0x0 0xfde20000 0x0 0x10000>;
|
|
interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru PCLK_DSIHOST0>, <&cru CLK_DSIHOST0>;
|
|
clock-names = "pclk", "sys";
|
|
resets = <&cru SRST_P_DSIHOST0>;
|
|
reset-names = "apb";
|
|
power-domains = <&power RK3588_PD_VOP>;
|
|
phys = <&mipidcphy0 PHY_TYPE_DPHY>;
|
|
phy-names = "dcphy";
|
|
rockchip,grf = <&vop_grf>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
dsi0_in: port@0 {
|
|
reg = <0>;
|
|
};
|
|
|
|
dsi0_out: port@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|
|
};
|
|
};
|