mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 14:53:58 -04:00
d58a73c96d
When the binding was originally written, it was assumed that all ax45mp-caches had the same properties etc. This has turned out to be incorrect, as the QiLai SoC has a different number of cache-sets. Add a specific compatible for the RZ/Five for property enforcement and in case there turns out to be additional differences between these implementations of the cache controller. Acked-by: Ben Zong-You Xie <ben717@andestech.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
84 lines
1.7 KiB
YAML
84 lines
1.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
# Copyright (C) 2023 Renesas Electronics Corp.
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/cache/andestech,ax45mp-cache.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Andestech AX45MP L2 Cache Controller
|
|
|
|
maintainers:
|
|
- Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
|
|
|
|
description:
|
|
A level-2 cache (L2C) is used to improve the system performance by providing
|
|
a large amount of cache line entries and reasonable access delays. The L2C
|
|
is shared between cores, and a non-inclusive non-exclusive policy is used.
|
|
|
|
select:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- andestech,ax45mp-cache
|
|
|
|
required:
|
|
- compatible
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: renesas,r9a07g043f-ax45mp-cache
|
|
- const: andestech,ax45mp-cache
|
|
- const: cache
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
cache-line-size:
|
|
const: 64
|
|
|
|
cache-level:
|
|
const: 2
|
|
|
|
cache-sets:
|
|
const: 1024
|
|
|
|
cache-size:
|
|
enum: [131072, 262144, 524288, 1048576, 2097152]
|
|
|
|
cache-unified: true
|
|
|
|
next-level-cache: true
|
|
|
|
additionalProperties: false
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- cache-line-size
|
|
- cache-level
|
|
- cache-sets
|
|
- cache-size
|
|
- cache-unified
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
cache-controller@13400000 {
|
|
compatible = "renesas,r9a07g043f-ax45mp-cache", "andestech,ax45mp-cache",
|
|
"cache";
|
|
reg = <0x13400000 0x100000>;
|
|
interrupts = <508 IRQ_TYPE_LEVEL_HIGH>;
|
|
cache-line-size = <64>;
|
|
cache-level = <2>;
|
|
cache-sets = <1024>;
|
|
cache-size = <262144>;
|
|
cache-unified;
|
|
};
|