mirror of
https://github.com/torvalds/linux.git
synced 2026-04-19 23:34:00 -04:00
4569820881
Cleanup bindings dropping the last remaining unneeded quotes. With this, the check for this can be enabled in yamllint. Acked-by: Miquel Raynal <miquel.raynal@bootlin.com> # for mtd Acked-by: Sudeep Holla <sudeep.holla@arm.com> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Wolfram Sang <wsa@kernel.org> # for AT24/I2C Acked-by: Guenter Roeck <linux@roeck-us.net> Acked-by: Ulf Hansson <ulf.hansson@linaro.org> # For MMC Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230823183749.2609013-1-robh@kernel.org Signed-off-by: Rob Herring <robh@kernel.org>
73 lines
1.9 KiB
YAML
73 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/arm/stm32/st,mlahb.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: STMicroelectronics STM32 ML-AHB interconnect
|
|
|
|
maintainers:
|
|
- Fabien Dessenne <fabien.dessenne@foss.st.com>
|
|
- Arnaud Pouliquen <arnaud.pouliquen@foss.st.com>
|
|
|
|
description: |
|
|
These bindings describe the STM32 SoCs ML-AHB interconnect bus which connects
|
|
a Cortex-M subsystem with dedicated memories. The MCU SRAM and RETRAM memory
|
|
parts can be accessed through different addresses (see "RAM aliases" in [1])
|
|
using different buses (see [2]): balancing the Cortex-M firmware accesses
|
|
among those ports allows to tune the system performance.
|
|
[1]: https://www.st.com/resource/en/reference_manual/dm00327659.pdf
|
|
[2]: https://wiki.st.com/stm32mpu/wiki/STM32MP15_RAM_mapping
|
|
|
|
allOf:
|
|
- $ref: /schemas/simple-bus.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- st,mlahb
|
|
|
|
dma-ranges:
|
|
description: |
|
|
Describe memory addresses translation between the local CPU and the
|
|
remote Cortex-M processor. Each memory region, is declared with
|
|
3 parameters:
|
|
- param 1: device base address (Cortex-M processor address)
|
|
- param 2: physical base address (local CPU address)
|
|
- param 3: size of the memory region.
|
|
maxItems: 3
|
|
|
|
'#address-cells':
|
|
const: 1
|
|
|
|
'#size-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- '#address-cells'
|
|
- '#size-cells'
|
|
- dma-ranges
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
mlahb: ahb@38000000 {
|
|
compatible = "st,mlahb", "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x10000000 0x40000>;
|
|
ranges;
|
|
dma-ranges = <0x00000000 0x38000000 0x10000>,
|
|
<0x10000000 0x10000000 0x60000>,
|
|
<0x30000000 0x30000000 0x60000>;
|
|
|
|
m4_rproc: m4@10000000 {
|
|
reg = <0x10000000 0x40000>;
|
|
};
|
|
};
|
|
|
|
...
|