mirror of
https://github.com/torvalds/linux.git
synced 2026-04-21 08:13:56 -04:00
4278eabebc
Prior to adding dt-bindings for SoC-dependent controllers, rename the phy nodes and their parent nodes to the generic names in the example. And drop parent nodes of each phy as they are not directly necessary here. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>] Link: https://lore.kernel.org/r/20221213082449.2721-8-hayashi.kunihiko@socionext.com Signed-off-by: Rob Herring <robh@kernel.org>
161 lines
3.7 KiB
YAML
161 lines
3.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/phy/socionext,uniphier-usb3hs-phy.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Socionext UniPhier USB3 High-Speed (HS) PHY
|
|
|
|
description: |
|
|
This describes the devicetree bindings for PHY interfaces built into
|
|
USB3 controller implemented on Socionext UniPhier SoCs.
|
|
Although the controller includes High-Speed PHY and Super-Speed PHY,
|
|
this describes about High-Speed PHY.
|
|
|
|
maintainers:
|
|
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- socionext,uniphier-pro5-usb3-hsphy
|
|
- socionext,uniphier-pxs2-usb3-hsphy
|
|
- socionext,uniphier-ld20-usb3-hsphy
|
|
- socionext,uniphier-pxs3-usb3-hsphy
|
|
- socionext,uniphier-nx1-usb3-hsphy
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#phy-cells":
|
|
const: 0
|
|
|
|
clocks:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
clock-names: true
|
|
|
|
resets:
|
|
maxItems: 2
|
|
|
|
reset-names: true
|
|
|
|
vbus-supply:
|
|
description: A phandle to the regulator for USB VBUS
|
|
|
|
nvmem-cells:
|
|
maxItems: 3
|
|
description:
|
|
Phandles to nvmem cell that contains the trimming data.
|
|
Available only for HS-PHY implemented on LD20 and PXs3, and
|
|
if unspecified, default value is used.
|
|
|
|
nvmem-cell-names:
|
|
items:
|
|
- const: rterm
|
|
- const: sel_t
|
|
- const: hs_i
|
|
description:
|
|
Should be the following names, which correspond to each nvmem-cells.
|
|
All of the 3 parameters associated with the above names are
|
|
required for each port, if any one is omitted, the trimming data
|
|
of the port will not be set at all.
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: socionext,uniphier-pro5-usb3-hsphy
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 2
|
|
maxItems: 2
|
|
clock-names:
|
|
items:
|
|
- const: gio
|
|
- const: link
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 2
|
|
reset-names:
|
|
items:
|
|
- const: gio
|
|
- const: link
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- socionext,uniphier-pxs2-usb3-hsphy
|
|
- socionext,uniphier-ld20-usb3-hsphy
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 2
|
|
maxItems: 2
|
|
clock-names:
|
|
items:
|
|
- const: link
|
|
- const: phy
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 2
|
|
reset-names:
|
|
items:
|
|
- const: link
|
|
- const: phy
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- socionext,uniphier-pxs3-usb3-hsphy
|
|
- socionext,uniphier-nx1-usb3-hsphy
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 2
|
|
maxItems: 3
|
|
clock-names:
|
|
minItems: 2
|
|
items:
|
|
- const: link
|
|
- const: phy
|
|
- const: phy-ext
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 2
|
|
reset-names:
|
|
items:
|
|
- const: link
|
|
- const: phy
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#phy-cells"
|
|
- clocks
|
|
- clock-names
|
|
- resets
|
|
- reset-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
usb_hsphy0: phy@200 {
|
|
compatible = "socionext,uniphier-ld20-usb3-hsphy";
|
|
reg = <0x200 0x10>;
|
|
#phy-cells = <0>;
|
|
clock-names = "link", "phy";
|
|
clocks = <&sys_clk 14>, <&sys_clk 16>;
|
|
reset-names = "link", "phy";
|
|
resets = <&sys_rst 14>, <&sys_rst 16>;
|
|
vbus-supply = <&usb_vbus0>;
|
|
nvmem-cell-names = "rterm", "sel_t", "hs_i";
|
|
nvmem-cells = <&usb_rterm0>, <&usb_sel_t0>, <&usb_hs_i0>;
|
|
};
|