mirror of
https://github.com/torvalds/linux.git
synced 2026-04-19 23:34:00 -04:00
8f447694c2
Pull devicetree updates from Rob Herring:
"DT core:
- Add support for generating DT nodes for PCI devices. This is the
groundwork for applying overlays to PCI devices containing
non-discoverable downstream devices.
- DT unittest additions to check reverted changesets, to test for
refcount issues, and to test unresolved symbols. Also, various
clean-ups of the unittest along the way.
- Refactor node and property manipulation functions to better share
code with old API and changeset API
- Refactor changeset print functions to a common implementation
- Move some platform_device specific functions into of_platform.c
Bindings:
- Treewide fixing of typos
- Treewide clean-up of SPDX tags to use 'OR' consistently
- Last chunk of dropping unnecessary quotes. With that, the check for
unnecessary quotes is enabled in yamllint.
- Convert ftgmac100, zynqmp-genpd, pps-gpio, syna,rmi4, and qcom,ssbi
bindings to DT schema format
- Add Allwinner V3s xHCI USB, Saef SF-TC154B display, QCom SM8450
Inline Crypto Engine, QCom SM6115 UFS, QCom SDM670 PDC interrupt
controller, Arm 2022 Cortex cores, and QCom IPQ9574 Crypto bindings
- Fixes for Rockchip DWC PCI binding
- Ensure all properties are evaluated on USB connector schema
- Fix dt-check-compatible script to find of_device_id instances with
compiler annotations"
* tag 'devicetree-for-6.6' of git://git.kernel.org/pub/scm/linux/kernel/git/robh/linux: (64 commits)
dt-bindings: usb: Add V3s compatible string for OHCI
dt-bindings: usb: Add V3s compatible string for EHCI
dt-bindings: display: panel: mipi-dbi-spi: add Saef SF-TC154B
dt-bindings: vendor-prefixes: document Saef Technology
dt-bindings: thermal: lmh: update maintainer address
of: unittest: Fix of_unittest_pci_node() kconfig dependencies
dt-bindings: crypto: ice: Document sm8450 inline crypto engine
dt-bindings: ufs: qcom: Add ICE to sm8450 example
dt-bindings: ufs: qcom: Add sm6115 binding
dt-bindings: ufs: qcom: Add reg-names property for ICE
dt-bindings: yamllint: Enable quoted string check
dt-bindings: Drop remaining unneeded quotes
of: unittest-data: Fix whitespace - angular brackets
of: unittest-data: Fix whitespace - indentation
of: unittest-data: Fix whitespace - blank lines
of: unittest-data: Convert remaining overlay DTS files to sugar syntax
of: overlay: unittest: Add test for unresolved symbol
of: unittest: Add separators to of_unittest_overlay_high_level()
of: unittest: Cleanup partially-applied overlays
of: unittest: Merge of_unittest_apply{,_revert}_overlay_check()
...
97 lines
2.9 KiB
YAML
97 lines
2.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
# Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/ti/k3-ringacc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Texas Instruments K3 NavigatorSS Ring Accelerator
|
|
|
|
maintainers:
|
|
- Santosh Shilimkar <ssantosh@kernel.org>
|
|
- Grygorii Strashko <grygorii.strashko@ti.com>
|
|
|
|
description: |
|
|
The Ring Accelerator (RA) is a machine which converts read/write accesses
|
|
from/to a constant address into corresponding read/write accesses from/to a
|
|
circular data structure in memory. The RA eliminates the need for each DMA
|
|
controller which needs to access ring elements from having to know the current
|
|
state of the ring (base address, current offset). The DMA controller
|
|
performs a read or write access to a specific address range (which maps to the
|
|
source interface on the RA) and the RA replaces the address for the transaction
|
|
with a new address which corresponds to the head or tail element of the ring
|
|
(head for reads, tail for writes).
|
|
|
|
The Ring Accelerator is a hardware module that is responsible for accelerating
|
|
management of the packet queues. The K3 SoCs can have more than one RA instances
|
|
|
|
allOf:
|
|
- $ref: /schemas/arm/keystone/ti,k3-sci-common.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: ti,am654-navss-ringacc
|
|
|
|
reg:
|
|
minItems: 4
|
|
items:
|
|
- description: real time registers regions
|
|
- description: fifos registers regions
|
|
- description: proxy gcfg registers regions
|
|
- description: proxy target registers regions
|
|
- description: configuration registers region
|
|
|
|
reg-names:
|
|
minItems: 4
|
|
items:
|
|
- const: rt
|
|
- const: fifos
|
|
- const: proxy_gcfg
|
|
- const: proxy_target
|
|
- const: cfg
|
|
|
|
msi-parent: true
|
|
|
|
ti,num-rings:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: Number of rings supported by RA
|
|
|
|
ti,sci-rm-range-gp-rings:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: TI-SCI RM subtype for GP ring range
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
- msi-parent
|
|
- ti,num-rings
|
|
- ti,sci-rm-range-gp-rings
|
|
- ti,sci
|
|
- ti,sci-dev-id
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
bus {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
ringacc: ringacc@3c000000 {
|
|
compatible = "ti,am654-navss-ringacc";
|
|
reg = <0x0 0x3c000000 0x0 0x400000>,
|
|
<0x0 0x38000000 0x0 0x400000>,
|
|
<0x0 0x31120000 0x0 0x100>,
|
|
<0x0 0x33000000 0x0 0x40000>,
|
|
<0x0 0x31080000 0x0 0x40000>;
|
|
reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
|
|
ti,num-rings = <818>;
|
|
ti,sci-rm-range-gp-rings = <0x2>; /* GP ring range */
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-dev-id = <187>;
|
|
msi-parent = <&inta_main_udmass>;
|
|
};
|
|
};
|