mirror of
https://github.com/torvalds/linux.git
synced 2026-04-25 18:12:26 -04:00
e0100bfd38
mt8186 DSP uses two hardware mailbox IP to communicate with AP. One mailbox is used for requests coming from AP, and the other one is for requests from DSP. Signed-off-by: Allen-KH Cheng <Allen-KH.Cheng@mediatek.com> Signed-off-by: Tinghan Shen <tinghan.shen@mediatek.com> Link: https://lore.kernel.org/r/20220512082215.3018-4-tinghan.shen@mediatek.com Signed-off-by: Mark Brown <broonie@kernel.org>
59 lines
1.7 KiB
C
59 lines
1.7 KiB
C
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
|
|
//
|
|
// Copyright (c) 2022 Mediatek Corporation. All rights reserved.
|
|
//
|
|
// Author: Allen-KH Cheng <allen-kh.cheng@mediatek.com>
|
|
// Tinghan Shen <tinghan.shen@mediatek.com>
|
|
//
|
|
// Hardware interface for mt8186 DSP code loader
|
|
|
|
#include <sound/sof.h>
|
|
#include "mt8186.h"
|
|
#include "../../ops.h"
|
|
|
|
void mt8186_sof_hifixdsp_boot_sequence(struct snd_sof_dev *sdev, u32 boot_addr)
|
|
{
|
|
/* set RUNSTALL to stop core */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_HIFI_IO_CONFIG,
|
|
RUNSTALL, RUNSTALL);
|
|
|
|
/* enable mbox 0 & 1 IRQ */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_MBOX_IRQ_EN,
|
|
DSP_MBOX0_IRQ_EN | DSP_MBOX1_IRQ_EN,
|
|
DSP_MBOX0_IRQ_EN | DSP_MBOX1_IRQ_EN);
|
|
|
|
/* set core boot address */
|
|
snd_sof_dsp_write(sdev, DSP_SECREG_BAR, ADSP_ALTVEC_C0, boot_addr);
|
|
snd_sof_dsp_write(sdev, DSP_SECREG_BAR, ADSP_ALTVECSEL, ADSP_ALTVECSEL_C0);
|
|
|
|
/* assert core reset */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_CFGREG_SW_RSTN,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0);
|
|
|
|
/* hardware requirement */
|
|
udelay(1);
|
|
|
|
/* release core reset */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_CFGREG_SW_RSTN,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0,
|
|
0);
|
|
|
|
/* clear RUNSTALL (bit31) to start core */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_HIFI_IO_CONFIG,
|
|
RUNSTALL, 0);
|
|
}
|
|
|
|
void mt8186_sof_hifixdsp_shutdown(struct snd_sof_dev *sdev)
|
|
{
|
|
/* set RUNSTALL to stop core */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_HIFI_IO_CONFIG,
|
|
RUNSTALL, RUNSTALL);
|
|
|
|
/* assert core reset */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_CFGREG_SW_RSTN,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0);
|
|
}
|
|
|