mirror of
https://github.com/torvalds/linux.git
synced 2026-04-19 07:13:56 -04:00
0b2333183a
Generally at most 1 blank line is the standard style for DT schema files. Remove the few cases with more than 1 so that the yamllint check for this can be enabled. Acked-by: Lee Jones <lee@kernel.org> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org> # remoteproc Acked-by: Georgi Djakov <djakov@kernel.org> Acked-by: Vinod Koul <vkoul@kernel.org> Acked-by: Andi Shyti <andi.shyti@kernel.org> Acked-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> Acked-by: Jonathan Cameron <jonathan.cameron@huawei.com> Acked-by: Philipp Zabel <p.zabel@pengutronix.de> Acked-by: Uwe Kleine-König <ukleinek@kernel.org> # for allwinner,sun4i-a10-pwm.yaml Reviewed-by: Miquel Raynal <miquel.raynal@bootlin.com> # mtd Acked-by: Guenter Roeck <linux@roeck-us.net> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Acked-by: Sebastian Reichel <sebastian.reichel@collabora.com> Acked-by: Manivannan Sadhasivam <mani@kernel.org> # For PCI controller bindings Link: https://patch.msgid.link/20251023143957.2899600-1-robh@kernel.org Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
84 lines
1.9 KiB
YAML
84 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/xlnx,clocking-wizard.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Xilinx clocking wizard
|
|
|
|
maintainers:
|
|
- Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
|
|
|
|
description:
|
|
The clocking wizard is a soft ip clocking block of Xilinx versal. It
|
|
reads required input clock frequencies from the devicetree and acts as clock
|
|
clock output.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- xlnx,clocking-wizard
|
|
- xlnx,clocking-wizard-v5.2
|
|
- xlnx,clocking-wizard-v6.0
|
|
- xlnx,versal-clk-wizard
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: clock input
|
|
- description: axi clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: clk_in1
|
|
- const: s_axi_aclk
|
|
|
|
xlnx,static-config:
|
|
$ref: /schemas/types.yaml#/definitions/flag
|
|
description:
|
|
Indicate whether the core has been configured without support for dynamic
|
|
runtime reconfguration of the clocking primitive MMCM/PLL.
|
|
|
|
xlnx,speed-grade:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [1, 2, 3]
|
|
description:
|
|
Speed grade of the device. Higher the speed grade faster is the FPGA device.
|
|
|
|
xlnx,nr-outputs:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 1
|
|
maximum: 8
|
|
description:
|
|
Number of outputs.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#clock-cells"
|
|
- clocks
|
|
- clock-names
|
|
- xlnx,speed-grade
|
|
- xlnx,nr-outputs
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@b0000000 {
|
|
compatible = "xlnx,clocking-wizard";
|
|
reg = <0xb0000000 0x10000>;
|
|
#clock-cells = <1>;
|
|
xlnx,static-config;
|
|
xlnx,speed-grade = <1>;
|
|
xlnx,nr-outputs = <6>;
|
|
clock-names = "clk_in1", "s_axi_aclk";
|
|
clocks = <&clkc 15>, <&clkc 15>;
|
|
};
|
|
...
|