mirror of
https://github.com/torvalds/linux.git
synced 2026-04-22 00:33:58 -04:00
d5c421d24d
@xilinx.com is still working but better to switch to new amd.com after AMD/Xilinx acquisition. Acked-by: Sebastian Reichel <sebastian.reichel@collabora.com> Acked-by: Wolfram Sang <wsa@kernel.org> # for I2C Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Jassi Brar <jassisinghbrar@gmail.com> Acked-by: Damien Le Moal <dlemoal@kernel.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Acked-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/f5b2bd1e78407e4128fc8f0b5874ba723e710a88.1684245058.git.michal.simek@amd.com
73 lines
1.4 KiB
YAML
73 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/i2c/cdns,i2c-r1p10.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Cadence I2C controller
|
|
|
|
maintainers:
|
|
- Michal Simek <michal.simek@amd.com>
|
|
|
|
allOf:
|
|
- $ref: /schemas/i2c/i2c-controller.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- cdns,i2c-r1p10 # cadence i2c controller version 1.0
|
|
- cdns,i2c-r1p14 # cadence i2c controller version 1.4
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clock-frequency:
|
|
minimum: 1
|
|
maximum: 400000
|
|
description: |
|
|
Desired operating frequency, in Hz, of the bus.
|
|
|
|
clock-name:
|
|
const: pclk
|
|
description: |
|
|
Input clock name.
|
|
|
|
fifo-depth:
|
|
description:
|
|
Size of the data FIFO in bytes.
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
default: 16
|
|
enum: [2, 4, 8, 16, 32, 64, 128, 256]
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- interrupts
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
i2c@e0004000 {
|
|
compatible = "cdns,i2c-r1p10";
|
|
clocks = <&clkc 38>;
|
|
resets = <&rstc 288>;
|
|
interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
|
|
reg = <0xe0004000 0x1000>;
|
|
clock-frequency = <400000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
fifo-depth = <8>;
|
|
};
|