mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 23:03:57 -04:00
a44bbace73
GuC load will need to happen at an earlier point in probe, where local memory is not yet available. Use system memory for GuC data structures used for initial "hwconfig" load, and realloc at a later, "post-hwconfig" load if needed, when local memory is available. Signed-off-by: Michał Winiarski <michal.winiarski@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Reviewed-by: Matthew Brost <matthew.brost@intel.com> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20240219130530.1406044-1-michal.winiarski@intel.com
105 lines
2.0 KiB
C
105 lines
2.0 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* Copyright © 2022 Intel Corporation
|
|
*/
|
|
|
|
#include "xe_guc_hwconfig.h"
|
|
|
|
#include <drm/drm_managed.h>
|
|
|
|
#include "abi/guc_actions_abi.h"
|
|
#include "xe_bo.h"
|
|
#include "xe_device.h"
|
|
#include "xe_gt.h"
|
|
#include "xe_guc.h"
|
|
#include "xe_map.h"
|
|
|
|
static int send_get_hwconfig(struct xe_guc *guc, u32 ggtt_addr, u32 size)
|
|
{
|
|
u32 action[] = {
|
|
XE_GUC_ACTION_GET_HWCONFIG,
|
|
lower_32_bits(ggtt_addr),
|
|
upper_32_bits(ggtt_addr),
|
|
size,
|
|
};
|
|
|
|
return xe_guc_mmio_send(guc, action, ARRAY_SIZE(action));
|
|
}
|
|
|
|
static int guc_hwconfig_size(struct xe_guc *guc, u32 *size)
|
|
{
|
|
int ret = send_get_hwconfig(guc, 0, 0);
|
|
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
*size = ret;
|
|
return 0;
|
|
}
|
|
|
|
static int guc_hwconfig_copy(struct xe_guc *guc)
|
|
{
|
|
int ret = send_get_hwconfig(guc, xe_bo_ggtt_addr(guc->hwconfig.bo),
|
|
guc->hwconfig.size);
|
|
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int xe_guc_hwconfig_init(struct xe_guc *guc)
|
|
{
|
|
struct xe_device *xe = guc_to_xe(guc);
|
|
struct xe_gt *gt = guc_to_gt(guc);
|
|
struct xe_tile *tile = gt_to_tile(gt);
|
|
struct xe_bo *bo;
|
|
u32 size;
|
|
int err;
|
|
|
|
/* Initialization already done */
|
|
if (guc->hwconfig.bo)
|
|
return 0;
|
|
|
|
/*
|
|
* All hwconfig the same across GTs so only GT0 needs to be configured
|
|
*/
|
|
if (gt->info.id != XE_GT0)
|
|
return 0;
|
|
|
|
/* ADL_P, DG2+ supports hwconfig table */
|
|
if (GRAPHICS_VERx100(xe) < 1255 && xe->info.platform != XE_ALDERLAKE_P)
|
|
return 0;
|
|
|
|
err = guc_hwconfig_size(guc, &size);
|
|
if (err)
|
|
return err;
|
|
if (!size)
|
|
return -EINVAL;
|
|
|
|
bo = xe_managed_bo_create_pin_map(xe, tile, PAGE_ALIGN(size),
|
|
XE_BO_CREATE_SYSTEM_BIT |
|
|
XE_BO_CREATE_GGTT_BIT);
|
|
if (IS_ERR(bo))
|
|
return PTR_ERR(bo);
|
|
guc->hwconfig.bo = bo;
|
|
guc->hwconfig.size = size;
|
|
|
|
return guc_hwconfig_copy(guc);
|
|
}
|
|
|
|
u32 xe_guc_hwconfig_size(struct xe_guc *guc)
|
|
{
|
|
return !guc->hwconfig.bo ? 0 : guc->hwconfig.size;
|
|
}
|
|
|
|
void xe_guc_hwconfig_copy(struct xe_guc *guc, void *dst)
|
|
{
|
|
struct xe_device *xe = guc_to_xe(guc);
|
|
|
|
XE_WARN_ON(!guc->hwconfig.bo);
|
|
|
|
xe_map_memcpy_from(xe, dst, &guc->hwconfig.bo->vmap, 0,
|
|
guc->hwconfig.size);
|
|
}
|