Files
linux/drivers/crypto/intel/qat/qat_common/adf_gen6_pm.h
Laurent M Coquerel 17fd7514ae crypto: qat - add qat_6xxx driver
Add a new driver, qat_6xxx, to support QAT GEN6 devices.
QAT GEN6 devices are a follow-on generation of GEN4 devices and
differently from the previous generation, they can support all three
services (symmetric, asymmetric, and data compression) concurrently.

In order to have the qat_6xxx driver to reuse some of the GEN4 logic,
a new abstraction layer has been introduced to bridge the two
implementations. This allows to avoid code duplication and to keep the
qat_6xxx driver isolated from the GEN4 logic. This approach has been
used for the PF to VF logic and the HW CSR access logic.

Signed-off-by: Laurent M Coquerel <laurent.m.coquerel@intel.com>
Co-developed-by: George Abraham P <george.abraham.p@intel.com>
Signed-off-by: George Abraham P <george.abraham.p@intel.com>
Co-developed-by: Karthikeyan Gopal <karthikeyan.gopal@intel.com>
Signed-off-by: Karthikeyan Gopal <karthikeyan.gopal@intel.com>
Co-developed-by: Suman Kumar Chakraborty <suman.kumar.chakraborty@intel.com>
Signed-off-by: Suman Kumar Chakraborty <suman.kumar.chakraborty@intel.com>
Reviewed-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2025-05-05 18:20:45 +08:00

29 lines
696 B
C

/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright(c) 2025 Intel Corporation */
#ifndef ADF_GEN6_PM_H
#define ADF_GEN6_PM_H
#include <linux/bits.h>
#include <linux/time.h>
struct adf_accel_dev;
/* Power management */
#define ADF_GEN6_PM_POLL_DELAY_US 20
#define ADF_GEN6_PM_POLL_TIMEOUT_US USEC_PER_SEC
#define ADF_GEN6_PM_STATUS 0x50A00C
#define ADF_GEN6_PM_INTERRUPT 0x50A028
/* Power management source in ERRSOU2 and ERRMSK2 */
#define ADF_GEN6_PM_SOU BIT(18)
/* cpm_pm_interrupt bitfields */
#define ADF_GEN6_PM_DRV_ACTIVE BIT(20)
#define ADF_GEN6_PM_DEFAULT_IDLE_FILTER 0x6
/* cpm_pm_status bitfields */
#define ADF_GEN6_PM_INIT_STATE BIT(21)
#endif /* ADF_GEN6_PM_H */