mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 14:53:58 -04:00
8d87fa1916
Follow up patches will need the engine masks for VCS and VECS engines. Since we already have a macro for the CCS engines, just extend the same approach to all classes. To avoid confusion with the XE_HW_ENGINE_*_MASK masks, the new macros use the _INSTANCES suffix instead. For consistency, rename CCS_MASK to CCS_INSTANCES as well. Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Cc: Michal Wajdeczko <michal.wajdeczko@intel.com> Reviewed-by: Michal Wajdeczko <michal.wajdeczko@intel.com> Link: https://patch.msgid.link/20251218223846.1146344-15-daniele.ceraolospurio@intel.com
25 lines
524 B
C
25 lines
524 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _XE_GT_CCS_MODE_H_
|
|
#define _XE_GT_CCS_MODE_H_
|
|
|
|
#include "xe_device_types.h"
|
|
#include "xe_gt.h"
|
|
#include "xe_gt_types.h"
|
|
#include "xe_platform_types.h"
|
|
|
|
void xe_gt_apply_ccs_mode(struct xe_gt *gt);
|
|
int xe_gt_ccs_mode_sysfs_init(struct xe_gt *gt);
|
|
|
|
static inline bool xe_gt_ccs_mode_enabled(const struct xe_gt *gt)
|
|
{
|
|
/* Check if there are more than one compute engines available */
|
|
return hweight32(CCS_INSTANCES(gt)) > 1;
|
|
}
|
|
|
|
#endif
|
|
|