mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 06:44:00 -04:00
38f7e5450e
Convert all PFALCON, PFALCON2 and PRISCV registers to use the kernel's register macro and update the code accordingly. Because they rely on the same types to implement relative registers, they need to be updated in lockstep. nova-core's local register macro is now unused, so remove it. Reviewed-by: Gary Guo <gary@garyguo.net> Acked-by: Danilo Krummrich <dakr@kernel.org> Link: https://patch.msgid.link/20260325-b4-nova-register-v4-8-bdf172f0f6ca@nvidia.com [acourbot@nvidia.com: remove unused import.] Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
23 lines
451 B
Rust
23 lines
451 B
Rust
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
use kernel::io::register::RegisterBase;
|
|
|
|
use crate::falcon::{
|
|
FalconEngine,
|
|
PFalcon2Base,
|
|
PFalconBase, //
|
|
};
|
|
|
|
/// Type specifying the `Sec2` falcon engine. Cannot be instantiated.
|
|
pub(crate) struct Sec2(());
|
|
|
|
impl RegisterBase<PFalconBase> for Sec2 {
|
|
const BASE: usize = 0x00840000;
|
|
}
|
|
|
|
impl RegisterBase<PFalcon2Base> for Sec2 {
|
|
const BASE: usize = 0x00841000;
|
|
}
|
|
|
|
impl FalconEngine for Sec2 {}
|