mirror of
https://github.com/torvalds/linux.git
synced 2026-04-27 02:52:27 -04:00
e4c4f5a1ae
Some of the USB4 muxes, RCGs and resets were not initially described. Add indices for them to allow extending the driver. Acked-by: Rob Herring (Arm) <robh@kernel.org> Reviewed-by: Bryan O'Donoghue <bod@kernel.org> Signed-off-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Link: https://lore.kernel.org/r/20251003-topic-hamoa_gcc_usb4-v2-1-61d27a14ee65@oss.qualcomm.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
132 lines
4.5 KiB
YAML
132 lines
4.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,x1e80100-gcc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Global Clock & Reset Controller on X1E80100
|
|
|
|
maintainers:
|
|
- Rajendra Nayak <quic_rjendra@quicinc.com>
|
|
|
|
description: |
|
|
Qualcomm global clock control module provides the clocks, resets and power
|
|
domains on X1E80100
|
|
|
|
See also: include/dt-bindings/clock/qcom,x1e80100-gcc.h
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- const: qcom,x1p42100-gcc
|
|
- const: qcom,x1e80100-gcc
|
|
- const: qcom,x1e80100-gcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Sleep clock source
|
|
- description: PCIe 3 pipe clock
|
|
- description: PCIe 4 pipe clock
|
|
- description: PCIe 5 pipe clock
|
|
- description: PCIe 6a pipe clock
|
|
- description: PCIe 6b pipe clock
|
|
- description: USB4_0 QMPPHY clock source
|
|
- description: USB4_1 QMPPHY clock source
|
|
- description: USB4_2 QMPPHY clock source
|
|
- description: USB4_0 PHY DP0 GMUX clock source
|
|
- description: USB4_0 PHY DP1 GMUX clock source
|
|
- description: USB4_0 PHY PCIE PIPEGMUX clock source
|
|
- description: USB4_0 PHY PIPEGMUX clock source
|
|
- description: USB4_0 PHY SYS PCIE PIPEGMUX clock source
|
|
- description: USB4_1 PHY DP0 GMUX 2 clock source
|
|
- description: USB4_1 PHY DP1 GMUX 2 clock source
|
|
- description: USB4_1 PHY PCIE PIPEGMUX clock source
|
|
- description: USB4_1 PHY PIPEGMUX clock source
|
|
- description: USB4_1 PHY SYS PCIE PIPEGMUX clock source
|
|
- description: USB4_2 PHY DP0 GMUX 2 clock source
|
|
- description: USB4_2 PHY DP1 GMUX 2 clock source
|
|
- description: USB4_2 PHY PCIE PIPEGMUX clock source
|
|
- description: USB4_2 PHY PIPEGMUX clock source
|
|
- description: USB4_2 PHY SYS PCIE PIPEGMUX clock source
|
|
- description: USB4_0 PHY RX 0 clock source
|
|
- description: USB4_0 PHY RX 1 clock source
|
|
- description: USB4_1 PHY RX 0 clock source
|
|
- description: USB4_1 PHY RX 1 clock source
|
|
- description: USB4_2 PHY RX 0 clock source
|
|
- description: USB4_2 PHY RX 1 clock source
|
|
- description: USB4_0 PHY PCIE PIPE clock source
|
|
- description: USB4_0 PHY max PIPE clock source
|
|
- description: USB4_1 PHY PCIE PIPE clock source
|
|
- description: USB4_1 PHY max PIPE clock source
|
|
- description: USB4_2 PHY PCIE PIPE clock source
|
|
- description: USB4_2 PHY max PIPE clock source
|
|
|
|
power-domains:
|
|
description:
|
|
A phandle and PM domain specifier for the CX power domain.
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- power-domains
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/power/qcom,rpmhpd.h>
|
|
clock-controller@100000 {
|
|
compatible = "qcom,x1e80100-gcc";
|
|
reg = <0x00100000 0x200000>;
|
|
clocks = <&bi_tcxo_div2>,
|
|
<&sleep_clk>,
|
|
<&pcie3_phy>,
|
|
<&pcie4_phy>,
|
|
<&pcie5_phy>,
|
|
<&pcie6a_phy>,
|
|
<&pcie6b_phy>,
|
|
<&usb_1_ss0_qmpphy 0>,
|
|
<&usb_1_ss1_qmpphy 1>,
|
|
<&usb_1_ss2_qmpphy 2>,
|
|
<&usb4_0_phy_dp0_gmux_clk>,
|
|
<&usb4_0_phy_dp1_gmux_clk>,
|
|
<&usb4_0_phy_pcie_pipegmux_clk>,
|
|
<&usb4_0_phy_pipegmux_clk>,
|
|
<&usb4_0_phy_sys_pcie_pipegmux_clk>,
|
|
<&usb4_1_phy_dp0_gmux_2_clk>,
|
|
<&usb4_1_phy_dp1_gmux_2_clk>,
|
|
<&usb4_1_phy_pcie_pipegmux_clk>,
|
|
<&usb4_1_phy_pipegmux_clk>,
|
|
<&usb4_1_phy_sys_pcie_pipegmux_clk>,
|
|
<&usb4_2_phy_dp0_gmux_2_clk>,
|
|
<&usb4_2_phy_dp1_gmux_2_clk>,
|
|
<&usb4_2_phy_pcie_pipegmux_clk>,
|
|
<&usb4_2_phy_pipegmux_clk>,
|
|
<&usb4_2_phy_sys_pcie_pipegmux_clk>,
|
|
<&usb4_0_phy_rx_0_clk>,
|
|
<&usb4_0_phy_rx_1_clk>,
|
|
<&usb4_1_phy_rx_0_clk>,
|
|
<&usb4_1_phy_rx_1_clk>,
|
|
<&usb4_2_phy_rx_0_clk>,
|
|
<&usb4_2_phy_rx_1_clk>,
|
|
<&usb4_0_phy_pcie_pipe_clk>,
|
|
<&usb4_0_phy_max_pipe_clk>,
|
|
<&usb4_1_phy_pcie_pipe_clk>,
|
|
<&usb4_1_phy_max_pipe_clk>,
|
|
<&usb4_2_phy_pcie_pipe_clk>,
|
|
<&usb4_2_phy_max_pipe_clk>;
|
|
power-domains = <&rpmhpd RPMHPD_CX>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
|
|
...
|