Tom St Denis d2a266fad5 drm/amd/amdgpu: add regCP_MEx_INT_STAT_DEBUG for Aldebaran debugging ...

Signed-off-by: Tom St Denis <tom.stdenis@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2021-08-05 21:17:59 -04:00

..

gc_9_0_default.h

…

gc_9_0_offset.h

…

gc_9_0_sh_mask.h

…

gc_9_1_offset.h

…

gc_9_1_sh_mask.h

…

gc_9_2_1_offset.h

…

gc_9_2_1_sh_mask.h

…

gc_9_4_1_offset.h

…

gc_9_4_1_sh_mask.h

drm/amdgpu: only harvest gcea/mmea error status in arcturus

2021-04-20 21:35:45 -04:00

gc_9_4_2_offset.h

drm/amd/amdgpu: add regCP_MEx_INT_STAT_DEBUG for Aldebaran debugging

2021-08-05 21:17:59 -04:00

gc_9_4_2_sh_mask.h

drm/amd/amdgpu: add regCP_MEx_INT_STAT_DEBUG for Aldebaran debugging

2021-08-05 21:17:59 -04:00

gc_10_1_0_default.h

…

gc_10_1_0_offset.h

…

gc_10_1_0_sh_mask.h

…

gc_10_3_0_default.h

drm/amdgpu: add GC 10.3 NOALLOC registers

2020-10-23 15:33:47 -04:00

gc_10_3_0_offset.h

drm/amd/amdgpu: Add CP_IB1_BASE_* to gc_10_3_0 headers

2021-04-09 16:46:59 -04:00

gc_10_3_0_sh_mask.h

drm/amd/amdgpu: Add CP_IB1_BASE_* to gc_10_3_0 headers

2021-04-09 16:46:59 -04:00