mirror of
https://github.com/torvalds/linux.git
synced 2026-04-28 19:42:31 -04:00
Two different compatibles for SC7280 CPU BWMON instance were used
in DTS and bindings. Correct the bindings to use the same one as in
DTS, because it is more specific.
Fixes: b7c84ae757 ("dt-bindings: interconnect: qcom,msm8998-bwmon: Add support for sc7280 BWMONs")
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Rajendra Nayak <quic_rjendra@quicinc.com>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20221011140744.29829-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Georgi Djakov <djakov@kernel.org>
91 lines
2.4 KiB
YAML
91 lines
2.4 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interconnect/qcom,msm8998-bwmon.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Interconnect Bandwidth Monitor
|
|
|
|
maintainers:
|
|
- Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
|
|
description: |
|
|
Bandwidth Monitor measures current throughput on buses between various NoC
|
|
fabrics and provides information when it crosses configured thresholds.
|
|
|
|
Certain SoCs might have more than one Bandwidth Monitors, for example on SDM845::
|
|
- Measuring the bandwidth between CPUs and Last Level Cache Controller -
|
|
called just BWMON,
|
|
- Measuring the bandwidth between Last Level Cache Controller and memory
|
|
(DDR) - called LLCC BWMON.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- qcom,sc7280-cpu-bwmon
|
|
- qcom,sdm845-bwmon
|
|
- const: qcom,msm8998-bwmon
|
|
- const: qcom,msm8998-bwmon # BWMON v4
|
|
- const: qcom,sc7280-llcc-bwmon # BWMON v5
|
|
- const: qcom,sdm845-llcc-bwmon # BWMON v5
|
|
|
|
interconnects:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
operating-points-v2: true
|
|
opp-table:
|
|
type: object
|
|
|
|
reg:
|
|
# BWMON v4 (currently described) and BWMON v5 use one register address
|
|
# space. BWMON v2 uses two register spaces - not yet described.
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- interconnects
|
|
- interrupts
|
|
- operating-points-v2
|
|
- opp-table
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interconnect/qcom,sdm845.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
pmu@1436400 {
|
|
compatible = "qcom,sdm845-bwmon", "qcom,msm8998-bwmon";
|
|
reg = <0x01436400 0x600>;
|
|
interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;
|
|
interconnects = <&gladiator_noc MASTER_APPSS_PROC 3 &mem_noc SLAVE_LLCC 3>;
|
|
|
|
operating-points-v2 = <&cpu_bwmon_opp_table>;
|
|
|
|
cpu_bwmon_opp_table: opp-table {
|
|
compatible = "operating-points-v2";
|
|
opp-0 {
|
|
opp-peak-kBps = <4800000>;
|
|
};
|
|
opp-1 {
|
|
opp-peak-kBps = <9216000>;
|
|
};
|
|
opp-2 {
|
|
opp-peak-kBps = <15052800>;
|
|
};
|
|
opp-3 {
|
|
opp-peak-kBps = <20889600>;
|
|
};
|
|
opp-4 {
|
|
opp-peak-kBps = <25497600>;
|
|
};
|
|
};
|
|
};
|