mirror of
https://github.com/torvalds/linux.git
synced 2026-04-28 03:22:27 -04:00
Generally at most 1 blank line is the standard style for DT schema files. Remove the few cases with more than 1 so that the yamllint check for this can be enabled. Acked-by: Lee Jones <lee@kernel.org> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org> # remoteproc Acked-by: Georgi Djakov <djakov@kernel.org> Acked-by: Vinod Koul <vkoul@kernel.org> Acked-by: Andi Shyti <andi.shyti@kernel.org> Acked-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> Acked-by: Jonathan Cameron <jonathan.cameron@huawei.com> Acked-by: Philipp Zabel <p.zabel@pengutronix.de> Acked-by: Uwe Kleine-König <ukleinek@kernel.org> # for allwinner,sun4i-a10-pwm.yaml Reviewed-by: Miquel Raynal <miquel.raynal@bootlin.com> # mtd Acked-by: Guenter Roeck <linux@roeck-us.net> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Acked-by: Sebastian Reichel <sebastian.reichel@collabora.com> Acked-by: Manivannan Sadhasivam <mani@kernel.org> # For PCI controller bindings Link: https://patch.msgid.link/20251023143957.2899600-1-robh@kernel.org Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
122 lines
3.7 KiB
YAML
122 lines
3.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/media/nxp,imx8-jpeg.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: i.MX8QXP/QM JPEG decoder/encoder
|
|
|
|
maintainers:
|
|
- Mirela Rabulea <mirela.rabulea@nxp.com>
|
|
|
|
description: |-
|
|
The JPEG decoder/encoder present in iMX8QXP and iMX8QM SoCs is an
|
|
ISO/IEC 10918-1 JPEG standard compliant decoder/encoder, for Baseline
|
|
and Extended Sequential DCT modes.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
enum:
|
|
- nxp,imx8qxp-jpgdec
|
|
- nxp,imx8qxp-jpgenc
|
|
- items:
|
|
- enum:
|
|
- nxp,imx8qm-jpgdec
|
|
- nxp,imx95-jpgdec
|
|
- const: nxp,imx8qxp-jpgdec
|
|
- items:
|
|
- enum:
|
|
- nxp,imx8qm-jpgenc
|
|
- nxp,imx95-jpgenc
|
|
- const: nxp,imx8qxp-jpgenc
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: AXI DMA engine clock for fetching JPEG bitstream from memory (per)
|
|
- description: IP bus clock for register access (ipg)
|
|
|
|
interrupts:
|
|
description: |
|
|
There are 4 slots available in the IP, which the driver may use
|
|
If a certain slot is used, it should have an associated interrupt
|
|
The interrupt with index i is assumed to be for slot i
|
|
minItems: 1 # At least one slot is needed by the driver
|
|
maxItems: 4 # The IP has 4 slots available for use
|
|
|
|
power-domains:
|
|
description:
|
|
List of phandle and PM domain specifier as documented in
|
|
Documentation/devicetree/bindings/power/power_domain.txt
|
|
minItems: 1 # Wrapper and all slots
|
|
maxItems: 5 # Wrapper and 4 slots
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- interrupts
|
|
- power-domains
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- nxp,imx95-jpgenc
|
|
- nxp,imx95-jpgdec
|
|
then:
|
|
properties:
|
|
power-domains:
|
|
maxItems: 1
|
|
else:
|
|
properties:
|
|
power-domains:
|
|
minItems: 2 # Wrapper and 1 slot
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/imx8-lpcg.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/firmware/imx/rsrc.h>
|
|
|
|
jpegdec: jpegdec@58400000 {
|
|
compatible = "nxp,imx8qxp-jpgdec";
|
|
reg = <0x58400000 0x00050000 >;
|
|
clocks = <&img_jpeg_dec_lpcg IMX_LPCG_CLK_0>,
|
|
<&img_jpeg_dec_lpcg IMX_LPCG_CLK_4>;
|
|
interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>;
|
|
power-domains = <&pd IMX_SC_R_MJPEG_DEC_MP>,
|
|
<&pd IMX_SC_R_MJPEG_DEC_S0>,
|
|
<&pd IMX_SC_R_MJPEG_DEC_S1>,
|
|
<&pd IMX_SC_R_MJPEG_DEC_S2>,
|
|
<&pd IMX_SC_R_MJPEG_DEC_S3>;
|
|
};
|
|
|
|
jpegenc: jpegenc@58450000 {
|
|
compatible = "nxp,imx8qm-jpgenc", "nxp,imx8qxp-jpgenc";
|
|
reg = <0x58450000 0x00050000 >;
|
|
clocks = <&img_jpeg_enc_lpcg IMX_LPCG_CLK_0>,
|
|
<&img_jpeg__lpcg IMX_LPCG_CLK_4>;
|
|
interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>;
|
|
power-domains = <&pd IMX_SC_R_MJPEG_ENC_MP>,
|
|
<&pd IMX_SC_R_MJPEG_ENC_S0>,
|
|
<&pd IMX_SC_R_MJPEG_ENC_S1>,
|
|
<&pd IMX_SC_R_MJPEG_ENC_S2>,
|
|
<&pd IMX_SC_R_MJPEG_ENC_S3>;
|
|
};
|
|
...
|