mirror of
https://github.com/torvalds/linux.git
synced 2026-05-04 14:32:27 -04:00
8c01cc2382
Add device tree binding support for RZ/T2H and RZ/N2H SoCs to the existing RZ/N1 MIIC converter binding. These SoCs share similar MIIC functionality but have architectural differences that require schema updates. Add new compatible strings "renesas,r9a09g077-miic" for RZ/T2H and "renesas,r9a09g087-miic" for RZ/N2H, with the latter falling back to the RZ/T2H variant. The new SoCs require reset support with two reset lines for converter register reset and converter reset, which are not present on RZ/N1. Update port configurations to accommodate the different architectures. RZ/N1 supports 5 ports numbered 1-5 with complex input mappings covering indices 0-13, while RZ/T2H and RZ/N2H support 4 ports numbered 0-3 with simplified input mappings covering indices 0-8. Extend the switch port configuration property to support value 0 for the new SoCs. Add a new dt-bindings header file with media interface connection matrix constants that map GMAC, ESC, and ETHSW ports to numeric identifiers for use with RZ/T2H and RZ/N2H device trees. Update DT schema validation to ensure proper port numbering and input mappings per SoC variant. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Link: https://patch.msgid.link/20250910204132.319975-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
253 lines
6.3 KiB
YAML
253 lines
6.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/pcs/renesas,rzn1-miic.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Renesas RZ/N1, RZ/N2H and RZ/T2H MII converter
|
|
|
|
maintainers:
|
|
- Clément Léger <clement.leger@bootlin.com>
|
|
- Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
|
|
|
|
description: |
|
|
This MII converter is present on the Renesas RZ/N1, RZ/N2H and RZ/T2H SoC
|
|
families. It is responsible to do MII passthrough or convert it to RMII/RGMII.
|
|
|
|
properties:
|
|
'#address-cells':
|
|
const: 1
|
|
|
|
'#size-cells':
|
|
const: 0
|
|
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- renesas,r9a06g032-miic
|
|
- const: renesas,rzn1-miic
|
|
- items:
|
|
- const: renesas,r9a09g077-miic # RZ/T2H
|
|
- items:
|
|
- const: renesas,r9a09g087-miic # RZ/N2H
|
|
- const: renesas,r9a09g077-miic
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: MII reference clock
|
|
- description: RGMII reference clock
|
|
- description: RMII reference clock
|
|
- description: AHB clock used for the MII converter register interface
|
|
|
|
clock-names:
|
|
items:
|
|
- const: mii_ref
|
|
- const: rgmii_ref
|
|
- const: rmii_ref
|
|
- const: hclk
|
|
|
|
resets:
|
|
items:
|
|
- description: Converter register reset
|
|
- description: Converter reset
|
|
|
|
reset-names:
|
|
items:
|
|
- const: rst
|
|
- const: crst
|
|
|
|
renesas,miic-switch-portin:
|
|
description: MII Switch PORTIN configuration. This value should use one of
|
|
the values defined in dt-bindings/net/pcs-rzn1-miic.h for RZ/N1 SoC and
|
|
include/dt-bindings/net/renesas,r9a09g077-pcs-miic.h for RZ/N2H, RZ/T2H SoCs.
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [0, 1, 2]
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
patternProperties:
|
|
"^mii-conv@[0-5]$":
|
|
type: object
|
|
description: MII converter port
|
|
|
|
properties:
|
|
reg:
|
|
description: MII Converter port number.
|
|
enum: [0, 1, 2, 3, 4, 5]
|
|
|
|
renesas,miic-input:
|
|
description: Converter input port configuration. This value should use
|
|
one of the values defined in dt-bindings/net/pcs-rzn1-miic.h for RZ/N1 SoC
|
|
and include/dt-bindings/net/renesas,r9a09g077-pcs-miic.h for RZ/N2H, RZ/T2H SoCs.
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
required:
|
|
- reg
|
|
- renesas,miic-input
|
|
|
|
additionalProperties: false
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: renesas,rzn1-miic
|
|
then:
|
|
properties:
|
|
renesas,miic-switch-portin:
|
|
enum: [1, 2]
|
|
resets: false
|
|
reset-names: false
|
|
patternProperties:
|
|
"^mii-conv@[0-5]$":
|
|
properties:
|
|
reg:
|
|
enum: [1, 2, 3, 4, 5]
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 1
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
const: 0
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 2
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [1, 11]
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 3
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [7, 10]
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 4
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [4, 6, 9, 13]
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 5
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [3, 5, 8, 12]
|
|
else:
|
|
properties:
|
|
renesas,miic-switch-portin:
|
|
const: 0
|
|
required:
|
|
- resets
|
|
- reset-names
|
|
patternProperties:
|
|
"^mii-conv@[0-5]$":
|
|
properties:
|
|
reg:
|
|
enum: [0, 1, 2, 3]
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 0
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [0, 3, 6]
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 1
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [1, 4, 7]
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 2
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
enum: [2, 5, 8]
|
|
- if:
|
|
properties:
|
|
reg:
|
|
const: 3
|
|
then:
|
|
properties:
|
|
renesas,miic-input:
|
|
const: 1
|
|
|
|
required:
|
|
- '#address-cells'
|
|
- '#size-cells'
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- power-domains
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/net/pcs-rzn1-miic.h>
|
|
#include <dt-bindings/clock/r9a06g032-sysctrl.h>
|
|
|
|
eth-miic@44030000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "renesas,r9a06g032-miic", "renesas,rzn1-miic";
|
|
reg = <0x44030000 0x10000>;
|
|
clocks = <&sysctrl R9A06G032_CLK_MII_REF>,
|
|
<&sysctrl R9A06G032_CLK_RGMII_REF>,
|
|
<&sysctrl R9A06G032_CLK_RMII_REF>,
|
|
<&sysctrl R9A06G032_HCLK_SWITCH_RG>;
|
|
clock-names = "mii_ref", "rgmii_ref", "rmii_ref", "hclk";
|
|
renesas,miic-switch-portin = <MIIC_GMAC2_PORT>;
|
|
power-domains = <&sysctrl>;
|
|
|
|
mii_conv1: mii-conv@1 {
|
|
renesas,miic-input = <MIIC_GMAC1_PORT>;
|
|
reg = <1>;
|
|
};
|
|
|
|
mii_conv2: mii-conv@2 {
|
|
renesas,miic-input = <MIIC_SWITCH_PORTD>;
|
|
reg = <2>;
|
|
};
|
|
|
|
mii_conv3: mii-conv@3 {
|
|
renesas,miic-input = <MIIC_SWITCH_PORTC>;
|
|
reg = <3>;
|
|
};
|
|
|
|
mii_conv4: mii-conv@4 {
|
|
renesas,miic-input = <MIIC_SWITCH_PORTB>;
|
|
reg = <4>;
|
|
};
|
|
|
|
mii_conv5: mii-conv@5 {
|
|
renesas,miic-input = <MIIC_SWITCH_PORTA>;
|
|
reg = <5>;
|
|
};
|
|
};
|