mirror of
https://github.com/torvalds/linux.git
synced 2026-04-26 10:32:25 -04:00
c4227e1609
Expose key Type-C port data in i915_display_info to make it easier to understand the port configuration and active mode, especially whether the link is in DP-Alt or TBT-Alt, without having to scan kernel logs. Tested in DP-Alt, TBT-Alt, SST, and MST. Expected output: [CONNECTOR:290:DP-2]: status: connected TC Port: E/TC#2 mode: tbt-alt pin assignment: - max lanes: 4 physical dimensions: 600x340mm ... [CONNECTOR:263:DP-5]: status: connected TC Port: G/TC#4 mode: dp-alt pin assignment: C max lanes: 4 physical dimensions: 610x350mm v2: Use drm_printer (Ville) Lock/Unlock around the printf (Imre) v3: Forward Declaration drm_printer struct (Jani) v4: Handle MST connector with no active encoder (Imre) Add a delimiter between fields and ":" after the port name (Imre) v5: Init dig_port and use it in intel_encorder_is_tc and tc_info (Imre) Move tc->port_name to a newline (Imre) v6: Use intel_tc_port_lock/Unlock (Imre) Cc: Ville Syrjälä <ville.syrjala@linux.intel.com> Cc: Imre Deak <imre.deak@intel.com> Cc: Jani Nikula <jani.nikula@intel.com> Signed-off-by: Khaled Almahallawy <khaled.almahallawy@intel.com> Reviewed-by: Imre Deak <imre.deak@intel.com> Signed-off-by: Imre Deak <imre.deak@intel.com> Link: https://patch.msgid.link/20251028190753.3089937-1-khaled.almahallawy@intel.com
120 lines
6.0 KiB
C
120 lines
6.0 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __INTEL_TC_H__
|
|
#define __INTEL_TC_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct drm_printer;
|
|
struct intel_crtc_state;
|
|
struct intel_digital_port;
|
|
struct intel_encoder;
|
|
|
|
/*
|
|
* The following enum values must stay fixed, as they match the corresponding
|
|
* pin assignment fields in the PORT_TX_DFLEXPA1 and TCSS_DDI_STATUS registers.
|
|
*/
|
|
enum intel_tc_pin_assignment { /* Lanes (a) Signal/ Cable Notes */
|
|
/* DP USB Rate (b) type */
|
|
INTEL_TC_PIN_ASSIGNMENT_NONE = 0, /* 4 - - - (c) */
|
|
INTEL_TC_PIN_ASSIGNMENT_A, /* 2/4 0 GEN2 TC->TC (d,e) */
|
|
INTEL_TC_PIN_ASSIGNMENT_B, /* 1/2 1 GEN2 TC->TC (d,f,g) */
|
|
INTEL_TC_PIN_ASSIGNMENT_C, /* 4 0 DP2 TC->TC (h) */
|
|
INTEL_TC_PIN_ASSIGNMENT_D, /* 2 1 DP2 TC->TC (h,g) */
|
|
INTEL_TC_PIN_ASSIGNMENT_E, /* 4 0 DP2 TC->DP */
|
|
INTEL_TC_PIN_ASSIGNMENT_F, /* 2 1 GEN1/DP1 TC->DP (d,g,i) */
|
|
/*
|
|
* (a) - DP unidirectional lanes, each lane using 1 differential signal
|
|
* pair.
|
|
* - USB SuperSpeed bidirectional lane, using 2 differential (TX and
|
|
* RX) signal pairs.
|
|
* - USB 2.0 (HighSpeed) unidirectional lane, using 1 differential
|
|
* signal pair. Not indicated, this lane is always present on pin
|
|
* assignments A-D and never present on pin assignments E/F.
|
|
* (b) - GEN1: USB 3.1 GEN1 bit rate (5 Gbps) and signaling. This
|
|
* is used for transferring only a USB stream.
|
|
* - GEN2: USB 3.1 GEN2 bit rate (10 Gbps) and signaling. This
|
|
* allows transferring an HBR3 (8.1 Gbps) DP stream.
|
|
* - DP1: Display Port signaling defined by the DP v1.3 Standard,
|
|
* with a maximum bit rate of HBR3.
|
|
* - DP2: Display Port signaling defined by the DP v2.1 Standard,
|
|
* with a maximum bit rate defined by the DP Alt Mode
|
|
* v2.1a Standard depending on the cable type as follows:
|
|
* - Passive (Full-Featured) USB 3.2 GEN1
|
|
* TC->TC cables (CC3G1-X) : UHBR10
|
|
* - Passive (Full-Featured) USB 3.2/4 GEN2 and
|
|
* Thunderbolt Alt Mode GEN2
|
|
* TC->TC cables (CC3G2-X) all : UHBR10
|
|
* DP54 logo : UHBR13.5
|
|
* - Passive (Full-Featured) USB4 GEN3+ and
|
|
* Thunderbolt Alt Mode GEN3+
|
|
* TC->TC cables (CC4G3-X) all : UHBR13.5
|
|
* DP80 logo : UHBR20
|
|
* - Active Re-Timed or
|
|
* Active Linear Re-driven (LRD)
|
|
* USB3.2 GEN1/2 and USB4 GEN2+
|
|
* TC->TC cables all : HBR3
|
|
* with DP_BR CTS : UHBR10
|
|
* DP54 logo : UHBR13.5
|
|
* DP80 logo : UHBR20
|
|
* - Passive/Active Re-Timed or
|
|
* Active Linear Re-driven (LRD)
|
|
* TC->DP cables with DP_BR CTS/DP8K logo : HBR3
|
|
* with DP_BR CTS : UHBR10
|
|
* DP54 logo : UHBR13.5
|
|
* DP80 logo : UHBR20
|
|
* (c) Used in TBT-alt/legacy modes and on LNL+ after the sink
|
|
* disconnected in DP-alt mode.
|
|
* (d) Only defined by the DP Alt Standard v1.0a, deprecated by v1.0b,
|
|
* only supported on ICL.
|
|
* (e) GEN2 passive 1 m cable: 4 DP lanes, GEN2 active cable: 2 DP lanes.
|
|
* (f) GEN2 passive 1 m cable: 2 DP lanes, GEN2 active cable: 1 DP lane.
|
|
* (g) These pin assignments are also referred to as (USB/DP)
|
|
* multifunction or Multifunction Display Port (MFD) modes.
|
|
* (h) Also used where one end of the cable is a captive connector,
|
|
* attached to a DP->HDMI/DVI/VGA converter.
|
|
* (i) The DP end of the cable is a captive connector attached to a
|
|
* (DP/USB) multifunction dock as defined by the DockPort v1.0a
|
|
* specification.
|
|
*/
|
|
};
|
|
|
|
bool intel_tc_port_in_tbt_alt_mode(struct intel_digital_port *dig_port);
|
|
bool intel_tc_port_in_dp_alt_mode(struct intel_digital_port *dig_port);
|
|
bool intel_tc_port_in_legacy_mode(struct intel_digital_port *dig_port);
|
|
bool intel_tc_port_handles_hpd_glitches(struct intel_digital_port *dig_port);
|
|
|
|
bool intel_tc_port_connected(struct intel_encoder *encoder);
|
|
|
|
enum intel_tc_pin_assignment
|
|
intel_tc_port_get_pin_assignment(struct intel_digital_port *dig_port);
|
|
int intel_tc_port_max_lane_count(struct intel_digital_port *dig_port);
|
|
void intel_tc_port_set_fia_lane_count(struct intel_digital_port *dig_port,
|
|
int required_lanes);
|
|
|
|
void intel_tc_port_init_mode(struct intel_digital_port *dig_port);
|
|
void intel_tc_port_sanitize_mode(struct intel_digital_port *dig_port,
|
|
const struct intel_crtc_state *crtc_state);
|
|
void intel_tc_port_lock(struct intel_digital_port *dig_port);
|
|
void intel_tc_port_unlock(struct intel_digital_port *dig_port);
|
|
void intel_tc_port_suspend(struct intel_digital_port *dig_port);
|
|
void intel_tc_port_get_link(struct intel_digital_port *dig_port,
|
|
int required_lanes);
|
|
void intel_tc_port_put_link(struct intel_digital_port *dig_port);
|
|
bool intel_tc_port_ref_held(struct intel_digital_port *dig_port);
|
|
bool intel_tc_port_link_needs_reset(struct intel_digital_port *dig_port);
|
|
bool intel_tc_port_link_reset(struct intel_digital_port *dig_port);
|
|
void intel_tc_port_link_cancel_reset_work(struct intel_digital_port *dig_port);
|
|
|
|
int intel_tc_port_init(struct intel_digital_port *dig_port, bool is_legacy);
|
|
void intel_tc_port_cleanup(struct intel_digital_port *dig_port);
|
|
|
|
bool intel_tc_cold_requires_aux_pw(struct intel_digital_port *dig_port);
|
|
|
|
void intel_tc_info(struct drm_printer *p, struct intel_digital_port *dig_port);
|
|
|
|
#endif /* __INTEL_TC_H__ */
|