mirror of
https://github.com/torvalds/linux.git
synced 2026-04-25 10:02:31 -04:00
9734a7009d
On the D3 and E3 SoCs, the LVDS encoder can derive its internal pixel clock from an externally supplied clock, either through the EXTAL pin or through one of the DU_DOTCLKINx pins. Add corresponding clocks to the DT bindings. To retain backward compatibility with DT that don't specify the clock-names property, the functional clock must always be specified first, and the clock-names property is optional when only the functional clock is specified. Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Reviewed-by: Jacopo Mondi <jacopo+renesas@jmondi.org> Reviewed-by: Ulrich Hecht <uli+renesas@fpond.eu> Reviewed-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
71 lines
2.4 KiB
Plaintext
71 lines
2.4 KiB
Plaintext
Renesas R-Car LVDS Encoder
|
|
==========================
|
|
|
|
These DT bindings describe the LVDS encoder embedded in the Renesas R-Car
|
|
Gen2, R-Car Gen3 and RZ/G SoCs.
|
|
|
|
Required properties:
|
|
|
|
- compatible : Shall contain one of
|
|
- "renesas,r8a7743-lvds" for R8A7743 (RZ/G1M) compatible LVDS encoders
|
|
- "renesas,r8a7790-lvds" for R8A7790 (R-Car H2) compatible LVDS encoders
|
|
- "renesas,r8a7791-lvds" for R8A7791 (R-Car M2-W) compatible LVDS encoders
|
|
- "renesas,r8a7793-lvds" for R8A7793 (R-Car M2-N) compatible LVDS encoders
|
|
- "renesas,r8a7795-lvds" for R8A7795 (R-Car H3) compatible LVDS encoders
|
|
- "renesas,r8a7796-lvds" for R8A7796 (R-Car M3-W) compatible LVDS encoders
|
|
- "renesas,r8a77970-lvds" for R8A77970 (R-Car V3M) compatible LVDS encoders
|
|
- "renesas,r8a77980-lvds" for R8A77980 (R-Car V3H) compatible LVDS encoders
|
|
- "renesas,r8a77990-lvds" for R8A77990 (R-Car E3) compatible LVDS encoders
|
|
- "renesas,r8a77995-lvds" for R8A77995 (R-Car D3) compatible LVDS encoders
|
|
|
|
- reg: Base address and length for the memory-mapped registers
|
|
- clocks: A list of phandles + clock-specifier pairs, one for each entry in
|
|
the clock-names property.
|
|
- clock-names: Name of the clocks. This property is model-dependent.
|
|
- The functional clock, which mandatory for all models, shall be listed
|
|
first, and shall be named "fck".
|
|
- On R8A77990 and R8A77995, the LVDS encoder can use the EXTAL or
|
|
DU_DOTCLKINx clocks. Those clocks are optional. When supplied they must be
|
|
named "extal" and "dclkin.x" respectively, with "x" being the DU_DOTCLKIN
|
|
numerical index.
|
|
- When the clocks property only contains the functional clock, the
|
|
clock-names property may be omitted.
|
|
- resets: A phandle + reset specifier for the module reset
|
|
|
|
Required nodes:
|
|
|
|
The LVDS encoder has two video ports. Their connections are modelled using the
|
|
OF graph bindings specified in Documentation/devicetree/bindings/graph.txt.
|
|
|
|
- Video port 0 corresponds to the parallel RGB input
|
|
- Video port 1 corresponds to the LVDS output
|
|
|
|
Each port shall have a single endpoint.
|
|
|
|
|
|
Example:
|
|
|
|
lvds0: lvds@feb90000 {
|
|
compatible = "renesas,r8a7790-lvds";
|
|
reg = <0 0xfeb90000 0 0x1c>;
|
|
clocks = <&cpg CPG_MOD 726>;
|
|
resets = <&cpg 726>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
lvds0_in: endpoint {
|
|
remote-endpoint = <&du_out_lvds0>;
|
|
};
|
|
};
|
|
port@1 {
|
|
reg = <1>;
|
|
lvds0_out: endpoint {
|
|
};
|
|
};
|
|
};
|
|
};
|