mirror of
https://github.com/torvalds/linux.git
synced 2026-04-25 01:52:32 -04:00
706eacadd5
Pull devicetree updates from Rob Herring:
"DT core:
- Fix node refcounting in of_find_last_cache_level()
- Constify device_node in of_device_compatible_match()
- Fix 'dma-ranges' handling in bus controller nodes
- Fix handling of initrd start > end
- Improve error reporting in of_irq_init()
- Taint kernel on DT unittest running
- Use strscpy instead of strlcpy
- Add a build target, dt_compatible_check, to check for compatible
strings used in kernel sources against compatible strings in DT
schemas.
- Handle DT_SCHEMA_FILES changes when rebuilding
DT bindings:
- LED bindings for MT6370 PMIC
- Convert Mediatek mtk-gce mailbox, MIPS CPU interrupt controller,
mt7621 I2C, virtio,pci-iommu, nxp,tda998x, QCom fastrpc, qcom,pdc,
and arm,versatile-sysreg to DT schema format
- Add nvmem cells to u-boot,env schema
- Add more LED_COLOR_ID definitions
- Require 'opp-table' uses to be a node
- Various schema fixes to match QEMU 'virt' DT usage
- Tree wide dropping of redundant 'Device Tree Binding' in schema
titles
- More (unevaluated|additional)Properties fixes in schema child nodes
- Drop various redundant minItems equal to maxItems"
* tag 'devicetree-for-6.1' of git://git.kernel.org/pub/scm/linux/kernel/git/robh/linux: (62 commits)
of: base: Shift refcount decrement in of_find_last_cache_level()
dt-bindings: leds: Add MediaTek MT6370 flashlight
dt-bindings: leds: mt6370: Add MediaTek MT6370 current sink type LED indicator
dt-bindings: mailbox: Convert mtk-gce to DT schema
of: base: make of_device_compatible_match() accept const device node
of: Fix "dma-ranges" handling for bus controllers
of: fdt: Remove unused struct fdt_scan_status
dt-bindings: display: st,stm32-dsi: Handle data-lanes in DSI port node
dt-bindings: timer: Add power-domains for TI timer-dm on K3
dt: Add a check for undocumented compatible strings in kernel
kbuild: take into account DT_SCHEMA_FILES changes while checking dtbs
dt-bindings: interrupt-controller: migrate MIPS CPU interrupt controller text bindings to YAML
dt-bindings: i2c: migrate mt7621 text bindings to YAML
dt-bindings: power: gpcv2: correct patternProperties
dt-bindings: virtio: Convert virtio,pci-iommu to DT schema
dt-bindings: timer: arm,arch_timer: Allow dual compatible string
dt-bindings: arm: cpus: Add kryo240 compatible
dt-bindings: display: bridge: nxp,tda998x: Convert to json-schema
dt-bindings: nvmem: u-boot,env: add basic NVMEM cells
dt-bindings: remoteproc: qcom,adsp: enforce smd-edge schema
...
100 lines
1.7 KiB
YAML
100 lines
1.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/mtd/intel,lgm-ebunand.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Intel LGM SoC NAND Controller
|
|
|
|
allOf:
|
|
- $ref: "nand-controller.yaml"
|
|
|
|
maintainers:
|
|
- Ramuthevar Vadivel Murugan <vadivel.muruganx.ramuthevar@linux.intel.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: intel,lgm-ebunand
|
|
|
|
reg:
|
|
maxItems: 6
|
|
|
|
reg-names:
|
|
items:
|
|
- const: ebunand
|
|
- const: hsnand
|
|
- const: nand_cs0
|
|
- const: nand_cs1
|
|
- const: addr_sel0
|
|
- const: addr_sel1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
dmas:
|
|
maxItems: 2
|
|
|
|
dma-names:
|
|
items:
|
|
- const: tx
|
|
- const: rx
|
|
|
|
"#address-cells":
|
|
const: 1
|
|
|
|
"#size-cells":
|
|
const: 0
|
|
|
|
patternProperties:
|
|
"^nand@[a-f0-9]+$":
|
|
type: object
|
|
properties:
|
|
reg:
|
|
minimum: 0
|
|
maximum: 1
|
|
|
|
nand-ecc-mode: true
|
|
|
|
nand-ecc-algo:
|
|
const: hw
|
|
|
|
additionalProperties: false
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
- clocks
|
|
- dmas
|
|
- dma-names
|
|
- "#address-cells"
|
|
- "#size-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
nand-controller@e0f00000 {
|
|
compatible = "intel,lgm-ebunand";
|
|
reg = <0xe0f00000 0x100>,
|
|
<0xe1000000 0x300>,
|
|
<0xe1400000 0x8000>,
|
|
<0xe1c00000 0x1000>,
|
|
<0x17400000 0x4>,
|
|
<0x17c00000 0x4>;
|
|
reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1",
|
|
"addr_sel0", "addr_sel1";
|
|
clocks = <&cgu0 125>;
|
|
dmas = <&dma0 8>, <&dma0 9>;
|
|
dma-names = "tx", "rx";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
nand@0 {
|
|
reg = <0>;
|
|
nand-ecc-mode = "hw";
|
|
};
|
|
};
|
|
|
|
...
|