Wenjing Liu 176278d8bf drm/amd/display: reset DSC clock in post unlock update ...

[why]
Switching between DSC clock or disable DSC block are not double buffered update.
Corruption is observed if these updates happen before DSC double buffered
disconnection.

[how]
Move DSC disable and refclk reset to post unlock update. Wait for DSC double buffered
disconnection and all mpccs are disconnected before reset DSC clock.

Reviewed-by: Samson Tam <samson.tam@amd.com>
Acked-by: Tom Chung <chiahsuan.chung@amd.com>
Signed-off-by: Wenjing Liu <wenjing.liu@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2024-05-08 15:17:03 -04:00

..

dcn20_dsc.c

drm/amd/display: reset DSC clock in post unlock update

2024-05-08 15:17:03 -04:00

dcn20_dsc.h

drm/amd/display: reset DSC clock in post unlock update

2024-05-08 15:17:03 -04:00