mirror of
https://github.com/torvalds/linux.git
synced 2026-04-24 09:35:52 -04:00
Some SPI-NAND chips do not support on-die ECC. For these chips, correction must apply on the SPI controller end. In order to avoid doing all the calculations by software, Macronix provides a specific engine that can offload the intensive work. Add Macronix ECC engine support, this engine can work in conjunction with a SPI controller and a raw NAND controller, it can be pipelined or external and supports linear and syndrome layouts. Right now the simplest configuration is supported: SPI controller external and linear ECC engine. Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Link: https://lore.kernel.org/linux-mtd/20211216111654.238086-15-miquel.raynal@bootlin.com
14 lines
366 B
Makefile
14 lines
366 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
nandcore-objs := core.o bbt.o
|
|
obj-$(CONFIG_MTD_NAND_CORE) += nandcore.o
|
|
|
|
obj-y += onenand/
|
|
obj-y += raw/
|
|
obj-y += spi/
|
|
|
|
nandcore-$(CONFIG_MTD_NAND_ECC) += ecc.o
|
|
nandcore-$(CONFIG_MTD_NAND_ECC_SW_HAMMING) += ecc-sw-hamming.o
|
|
nandcore-$(CONFIG_MTD_NAND_ECC_SW_BCH) += ecc-sw-bch.o
|
|
nandcore-$(CONFIG_MTD_NAND_ECC_MXIC) += ecc-mxic.o
|