mirror of
https://github.com/torvalds/linux.git
synced 2026-04-20 15:53:59 -04:00
06097b13ef
In order to make the schema more readable, split dpu-qcm2290 into the DPU and MDSS parts, each one describing just a single device binding. Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Patchwork: https://patchwork.freedesktop.org/patch/508383/ Link: https://lore.kernel.org/r/20221024164225.3236654-11-dmitry.baryshkov@linaro.org Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
85 lines
2.1 KiB
YAML
85 lines
2.1 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/msm/qcom,qcm2290-dpu.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Display DPU dt properties for QCM2290 target
|
|
|
|
maintainers:
|
|
- Loic Poulain <loic.poulain@linaro.org>
|
|
|
|
$ref: /schemas/display/msm/dpu-common.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: qcom,qcm2290-dpu
|
|
|
|
reg:
|
|
items:
|
|
- description: Address offset and size for mdp register set
|
|
- description: Address offset and size for vbif register set
|
|
|
|
reg-names:
|
|
items:
|
|
- const: mdp
|
|
- const: vbif
|
|
|
|
clocks:
|
|
items:
|
|
- description: Display AXI clock from gcc
|
|
- description: Display AHB clock from dispcc
|
|
- description: Display core clock from dispcc
|
|
- description: Display lut clock from dispcc
|
|
- description: Display vsync clock from dispcc
|
|
|
|
clock-names:
|
|
items:
|
|
- const: bus
|
|
- const: iface
|
|
- const: core
|
|
- const: lut
|
|
- const: vsync
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,dispcc-qcm2290.h>
|
|
#include <dt-bindings/clock/qcom,gcc-qcm2290.h>
|
|
#include <dt-bindings/power/qcom-rpmpd.h>
|
|
|
|
display-controller@5e01000 {
|
|
compatible = "qcom,qcm2290-dpu";
|
|
reg = <0x05e01000 0x8f000>,
|
|
<0x05eb0000 0x2008>;
|
|
reg-names = "mdp", "vbif";
|
|
|
|
clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
|
|
<&dispcc DISP_CC_MDSS_AHB_CLK>,
|
|
<&dispcc DISP_CC_MDSS_MDP_CLK>,
|
|
<&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
|
|
<&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
|
clock-names = "bus", "iface", "core", "lut", "vsync";
|
|
|
|
operating-points-v2 = <&mdp_opp_table>;
|
|
power-domains = <&rpmpd QCM2290_VDDCX>;
|
|
|
|
interrupt-parent = <&mdss>;
|
|
interrupts = <0>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
endpoint {
|
|
remote-endpoint = <&dsi0_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
...
|