mirror of
https://github.com/torvalds/linux.git
synced 2026-04-20 07:43:57 -04:00
cb29d4e6a9
The I2C Master Hub is a stripped down version of the GENI Serial Engine QUP Wrapper Controller but only supporting I2C serial engines without DMA support. Document the I2C Serial Engine variant used within the I2C Master Hub Wrapper. This serial engine variant lacks DMA support, requires a core clock, and since DMA support is lacking the memory interconnect path isn't needed. Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Wolfram Sang <wsa@kernel.org>
145 lines
2.8 KiB
YAML
145 lines
2.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/i2c/qcom,i2c-geni-qcom.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: Qualcomm Geni based QUP I2C Controller
|
|
|
|
maintainers:
|
|
- Andy Gross <agross@kernel.org>
|
|
- Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,geni-i2c
|
|
- qcom,geni-i2c-master-hub
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
clock-frequency:
|
|
default: 100000
|
|
|
|
dmas:
|
|
maxItems: 2
|
|
|
|
dma-names:
|
|
items:
|
|
- const: tx
|
|
- const: rx
|
|
|
|
interconnects:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
interconnect-names:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
pinctrl-0: true
|
|
pinctrl-1: true
|
|
|
|
pinctrl-names:
|
|
minItems: 1
|
|
items:
|
|
- const: default
|
|
- const: sleep
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
required-opps:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
- reg
|
|
|
|
allOf:
|
|
- $ref: /schemas/i2c/i2c-controller.yaml#
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: qcom,geni-i2c-master-hub
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 2
|
|
|
|
clock-names:
|
|
items:
|
|
- const: se
|
|
- const: core
|
|
|
|
dmas: false
|
|
dma-names: false
|
|
|
|
interconnects:
|
|
maxItems: 2
|
|
|
|
interconnect-names:
|
|
items:
|
|
- const: qup-core
|
|
- const: qup-config
|
|
else:
|
|
properties:
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
const: se
|
|
|
|
interconnects:
|
|
minItems: 3
|
|
|
|
interconnect-names:
|
|
items:
|
|
- const: qup-core
|
|
- const: qup-config
|
|
- const: qup-memory
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/qcom,gcc-sc7180.h>
|
|
#include <dt-bindings/interconnect/qcom,sc7180.h>
|
|
#include <dt-bindings/power/qcom-rpmpd.h>
|
|
|
|
i2c@88000 {
|
|
compatible = "qcom,geni-i2c";
|
|
reg = <0x00880000 0x4000>;
|
|
clock-names = "se";
|
|
clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&qup_i2c0_default>;
|
|
interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interconnects = <&qup_virt MASTER_QUP_CORE_0 0 &qup_virt SLAVE_QUP_CORE_0 0>,
|
|
<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
|
|
<&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
|
|
interconnect-names = "qup-core", "qup-config", "qup-memory";
|
|
power-domains = <&rpmhpd SC7180_CX>;
|
|
required-opps = <&rpmhpd_opp_low_svs>;
|
|
};
|
|
...
|