mirror of
https://github.com/torvalds/linux.git
synced 2026-04-19 23:34:00 -04:00
706eacadd5
Pull devicetree updates from Rob Herring:
"DT core:
- Fix node refcounting in of_find_last_cache_level()
- Constify device_node in of_device_compatible_match()
- Fix 'dma-ranges' handling in bus controller nodes
- Fix handling of initrd start > end
- Improve error reporting in of_irq_init()
- Taint kernel on DT unittest running
- Use strscpy instead of strlcpy
- Add a build target, dt_compatible_check, to check for compatible
strings used in kernel sources against compatible strings in DT
schemas.
- Handle DT_SCHEMA_FILES changes when rebuilding
DT bindings:
- LED bindings for MT6370 PMIC
- Convert Mediatek mtk-gce mailbox, MIPS CPU interrupt controller,
mt7621 I2C, virtio,pci-iommu, nxp,tda998x, QCom fastrpc, qcom,pdc,
and arm,versatile-sysreg to DT schema format
- Add nvmem cells to u-boot,env schema
- Add more LED_COLOR_ID definitions
- Require 'opp-table' uses to be a node
- Various schema fixes to match QEMU 'virt' DT usage
- Tree wide dropping of redundant 'Device Tree Binding' in schema
titles
- More (unevaluated|additional)Properties fixes in schema child nodes
- Drop various redundant minItems equal to maxItems"
* tag 'devicetree-for-6.1' of git://git.kernel.org/pub/scm/linux/kernel/git/robh/linux: (62 commits)
of: base: Shift refcount decrement in of_find_last_cache_level()
dt-bindings: leds: Add MediaTek MT6370 flashlight
dt-bindings: leds: mt6370: Add MediaTek MT6370 current sink type LED indicator
dt-bindings: mailbox: Convert mtk-gce to DT schema
of: base: make of_device_compatible_match() accept const device node
of: Fix "dma-ranges" handling for bus controllers
of: fdt: Remove unused struct fdt_scan_status
dt-bindings: display: st,stm32-dsi: Handle data-lanes in DSI port node
dt-bindings: timer: Add power-domains for TI timer-dm on K3
dt: Add a check for undocumented compatible strings in kernel
kbuild: take into account DT_SCHEMA_FILES changes while checking dtbs
dt-bindings: interrupt-controller: migrate MIPS CPU interrupt controller text bindings to YAML
dt-bindings: i2c: migrate mt7621 text bindings to YAML
dt-bindings: power: gpcv2: correct patternProperties
dt-bindings: virtio: Convert virtio,pci-iommu to DT schema
dt-bindings: timer: arm,arch_timer: Allow dual compatible string
dt-bindings: arm: cpus: Add kryo240 compatible
dt-bindings: display: bridge: nxp,tda998x: Convert to json-schema
dt-bindings: nvmem: u-boot,env: add basic NVMEM cells
dt-bindings: remoteproc: qcom,adsp: enforce smd-edge schema
...
105 lines
2.7 KiB
YAML
105 lines
2.7 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interconnect/fsl,imx8m-noc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Generic i.MX bus frequency device
|
|
|
|
maintainers:
|
|
- Peng Fan <peng.fan@nxp.com>
|
|
|
|
description: |
|
|
The i.MX SoC family has multiple buses for which clock frequency (and
|
|
sometimes voltage) can be adjusted.
|
|
|
|
Some of those buses expose register areas mentioned in the memory maps as GPV
|
|
("Global Programmers View") but not all. Access to this area might be denied
|
|
for normal (non-secure) world.
|
|
|
|
The buses are based on externally licensed IPs such as ARM NIC-301 and
|
|
Arteris FlexNOC but DT bindings are specific to the integration of these bus
|
|
interconnect IPs into imx SOCs.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- fsl,imx8mm-nic
|
|
- fsl,imx8mn-nic
|
|
- fsl,imx8mp-nic
|
|
- fsl,imx8mq-nic
|
|
- const: fsl,imx8m-nic
|
|
- items:
|
|
- enum:
|
|
- fsl,imx8mm-noc
|
|
- fsl,imx8mn-noc
|
|
- fsl,imx8mp-noc
|
|
- fsl,imx8mq-noc
|
|
- const: fsl,imx8m-noc
|
|
- const: fsl,imx8m-nic
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
operating-points-v2: true
|
|
opp-table:
|
|
type: object
|
|
|
|
fsl,ddrc:
|
|
$ref: "/schemas/types.yaml#/definitions/phandle"
|
|
description:
|
|
Phandle to DDR Controller.
|
|
|
|
'#interconnect-cells':
|
|
description:
|
|
If specified then also act as an interconnect provider. Should only be
|
|
set once per soc on the main noc.
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/imx8mm-clock.h>
|
|
#include <dt-bindings/interconnect/imx8mm.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
noc: interconnect@32700000 {
|
|
compatible = "fsl,imx8mm-noc", "fsl,imx8m-noc";
|
|
reg = <0x32700000 0x100000>;
|
|
clocks = <&clk IMX8MM_CLK_NOC>;
|
|
#interconnect-cells = <1>;
|
|
fsl,ddrc = <&ddrc>;
|
|
|
|
operating-points-v2 = <&noc_opp_table>;
|
|
noc_opp_table: opp-table {
|
|
compatible = "operating-points-v2";
|
|
|
|
opp-133333333 {
|
|
opp-hz = /bits/ 64 <133333333>;
|
|
};
|
|
opp-800000000 {
|
|
opp-hz = /bits/ 64 <800000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ddrc: memory-controller@3d400000 {
|
|
compatible = "fsl,imx8mm-ddrc", "fsl,imx8m-ddrc";
|
|
reg = <0x3d400000 0x400000>;
|
|
clock-names = "core", "pll", "alt", "apb";
|
|
clocks = <&clk IMX8MM_CLK_DRAM_CORE>,
|
|
<&clk IMX8MM_DRAM_PLL>,
|
|
<&clk IMX8MM_CLK_DRAM_ALT>,
|
|
<&clk IMX8MM_CLK_DRAM_APB>;
|
|
};
|