mirror of
https://github.com/torvalds/linux.git
synced 2026-04-22 16:53:59 -04:00
0b2eafe116
The DT nodes of the SPI IP's may contain DMA related properties so make sure that the binding is able to properly validate those as well by making it aware of these optional properties. Signed-off-by: Sergiu Moga <sergiu.moga@microchip.com> Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Link: https://lore.kernel.org/r/20220913142205.162399-5-sergiu.moga@microchip.com
86 lines
1.8 KiB
YAML
86 lines
1.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
# Copyright (C) 2022 Microchip Technology, Inc. and its subsidiaries
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/spi/atmel,at91rm9200-spi.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Atmel SPI device
|
|
|
|
maintainers:
|
|
- Tudor Ambarus <tudor.ambarus@microchip.com>
|
|
|
|
allOf:
|
|
- $ref: spi-controller.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- const: atmel,at91rm9200-spi
|
|
- items:
|
|
- const: microchip,sam9x60-spi
|
|
- const: atmel,at91rm9200-spi
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
contains:
|
|
const: spi_clk
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
dmas:
|
|
items:
|
|
- description: TX DMA Channel
|
|
- description: RX DMA Channel
|
|
|
|
dma-names:
|
|
items:
|
|
- const: tx
|
|
- const: rx
|
|
|
|
atmel,fifo-size:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: |
|
|
Maximum number of data the RX and TX FIFOs can store for FIFO
|
|
capable SPI controllers.
|
|
enum: [ 16, 32 ]
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clock-names
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
spi1: spi@fffcc000 {
|
|
compatible = "atmel,at91rm9200-spi";
|
|
reg = <0xfffcc000 0x4000>;
|
|
interrupts = <13 IRQ_TYPE_LEVEL_HIGH 5>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&spi1_clk>;
|
|
clock-names = "spi_clk";
|
|
cs-gpios = <&pioB 3 GPIO_ACTIVE_HIGH>;
|
|
atmel,fifo-size = <32>;
|
|
|
|
mmc@0 {
|
|
compatible = "mmc-spi-slot";
|
|
reg = <0>;
|
|
gpios = <&pioC 4 GPIO_ACTIVE_HIGH>; /* CD */
|
|
spi-max-frequency = <25000000>;
|
|
};
|
|
};
|