mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 14:53:58 -04:00
6793ca9a43
Add an optional `clock-output-names` property to the ADI AXI Clock Generator binding. This is already being used in the Linux driver and real-world dtbs, so we should document it to allow for correct binding validation. Signed-off-by: David Lechner <dlechner@baylibre.com> Link: https://lore.kernel.org/r/20250811-dt-bindings-clk-axi-clkgen-add-clock-output-names-property-v1-1-f02727736aa7@baylibre.com Reviewed-by: Nuno Sá <nuno.sa@analog.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
73 lines
1.7 KiB
YAML
73 lines
1.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/adi,axi-clkgen.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Analog Devices AXI clkgen pcore clock generator
|
|
|
|
maintainers:
|
|
- Lars-Peter Clausen <lars@metafoo.de>
|
|
- Michael Hennerich <michael.hennerich@analog.com>
|
|
|
|
description: |
|
|
The axi_clkgen IP core is a software programmable clock generator,
|
|
that can be synthesized on various FPGA platforms.
|
|
|
|
Link: https://wiki.analog.com/resources/fpga/docs/axi_clkgen
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- adi,axi-clkgen-2.00.a
|
|
- adi,zynqmp-axi-clkgen-2.00.a
|
|
|
|
clocks:
|
|
description:
|
|
Specifies the reference clock(s) from which the output frequency is
|
|
derived. This must either reference one clock if only the first clock
|
|
input is connected or two if both clock inputs are connected. The last
|
|
clock is the AXI bus clock that needs to be enabled so we can access the
|
|
core registers.
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
clock-names:
|
|
oneOf:
|
|
- items:
|
|
- const: clkin1
|
|
- const: s_axi_aclk
|
|
- items:
|
|
- const: clkin1
|
|
- const: clkin2
|
|
- const: s_axi_aclk
|
|
|
|
clock-output-names:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 0
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@ff000000 {
|
|
compatible = "adi,axi-clkgen-2.00.a";
|
|
#clock-cells = <0>;
|
|
reg = <0xff000000 0x1000>;
|
|
clocks = <&osc 1>, <&clkc 15>;
|
|
clock-names = "clkin1", "s_axi_aclk";
|
|
clock-output-names = "spi_sclk";
|
|
};
|