mirror of
https://github.com/torvalds/linux.git
synced 2026-04-18 06:44:00 -04:00
7c99743a0b
The H616 NAND controller is quite different from the A10 and A23 ones, some registers offset changed, and some new one are introduced. Also, the DMA handling is different (it uses chained descriptors) So, introduce a new compatible to represent this version of the IP. Acked-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Richard Genoud <richard.genoud@bootlin.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
147 lines
2.9 KiB
YAML
147 lines
2.9 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/mtd/allwinner,sun4i-a10-nand.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Allwinner A10 NAND Controller
|
|
|
|
maintainers:
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
- Maxime Ripard <mripard@kernel.org>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- allwinner,sun4i-a10-nand
|
|
- allwinner,sun8i-a23-nand-controller
|
|
- allwinner,sun50i-h616-nand-controller
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 2
|
|
items:
|
|
- description: Bus Clock
|
|
- description: Module Clock
|
|
- description: ECC Clock
|
|
- description: MBus Clock
|
|
|
|
clock-names:
|
|
minItems: 2
|
|
items:
|
|
- const: ahb
|
|
- const: mod
|
|
- const: ecc
|
|
- const: mbus
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
reset-names:
|
|
const: ahb
|
|
|
|
dmas:
|
|
maxItems: 1
|
|
|
|
dma-names:
|
|
const: rxtx
|
|
|
|
patternProperties:
|
|
"^nand@[a-f0-9]$":
|
|
type: object
|
|
$ref: raw-nand-chip.yaml
|
|
properties:
|
|
reg:
|
|
minimum: 0
|
|
maximum: 7
|
|
|
|
nand-ecc-algo:
|
|
const: bch
|
|
|
|
nand-ecc-step-size:
|
|
enum: [ 512, 1024 ]
|
|
|
|
nand-ecc-strength:
|
|
maximum: 80
|
|
|
|
allwinner,rb:
|
|
description:
|
|
Contains the native Ready/Busy IDs.
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
|
minItems: 1
|
|
maxItems: 2
|
|
items:
|
|
minimum: 0
|
|
maximum: 1
|
|
|
|
unevaluatedProperties: false
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
|
|
unevaluatedProperties: false
|
|
|
|
allOf:
|
|
- $ref: nand-controller.yaml
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- allwinner,sun4i-a10-nand
|
|
- allwinner,sun8i-a23-nand-controller
|
|
then:
|
|
properties:
|
|
clocks:
|
|
maxItems: 2
|
|
clock-names:
|
|
maxItems: 2
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- allwinner,sun50i-h616-nand-controller
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 4
|
|
clock-names:
|
|
minItems: 4
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/sun6i-rtc.h>
|
|
#include <dt-bindings/clock/sun8i-a23-a33-ccu.h>
|
|
#include <dt-bindings/reset/sun8i-a23-a33-ccu.h>
|
|
|
|
nand-controller@1c03000 {
|
|
compatible = "allwinner,sun8i-a23-nand-controller";
|
|
reg = <0x01c03000 0x1000>;
|
|
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&ccu CLK_BUS_NAND>, <&ccu CLK_NAND>;
|
|
clock-names = "ahb", "mod";
|
|
resets = <&ccu RST_BUS_NAND>;
|
|
reset-names = "ahb";
|
|
dmas = <&dma 5>;
|
|
dma-names = "rxtx";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&nand_pins &nand_cs0_pin &nand_rb0_pin>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
...
|