mirror of
https://github.com/torvalds/linux.git
synced 2026-04-29 12:02:35 -04:00
6b324d1994
On Polarfire SoC, the Bank 2 and Bank 4 IOs connected to the Multiprocessor Subsystem (MSS) are controlled by IOMUX_CRs 1 through 6, which determine what function in routed to them, and MSSIO_BANK#_IO_CFG_CRs, which determine the configuration of each pin. Document it, including several custom configuration options that stem from MSS Configurator options (the MSS Configurator is part of the FPGA tooling for this device). "ibufmd" unfortunately is not a 1:1 mapping with an MSS Configurator option, unlike clamp-diode or lockdown, and I do not know the effect of any bits in the field. I have no been able to find an explanation for these bits in documentation. Signed-off-by: Conor Dooley <conor.dooley@microchip.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Linus Walleij <linusw@kernel.org>
63 lines
1.5 KiB
YAML
63 lines
1.5 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/microchip/microchip,mpfs-mss-top-sysreg.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Microchip PolarFire SoC Microprocessor Subsystem (MSS) sysreg register region
|
|
|
|
maintainers:
|
|
- Conor Dooley <conor.dooley@microchip.com>
|
|
|
|
description:
|
|
An wide assortment of registers that control elements of the MSS on PolarFire
|
|
SoC, including pinmuxing, resets and clocks among others.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: microchip,mpfs-mss-top-sysreg
|
|
- const: syscon
|
|
- const: simple-mfd
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#address-cells':
|
|
const: 1
|
|
|
|
'#size-cells':
|
|
const: 1
|
|
|
|
'#reset-cells':
|
|
description:
|
|
The AHB/AXI peripherals on the PolarFire SoC have reset support, so
|
|
from CLK_ENVM to CLK_CFM. The reset consumer should specify the
|
|
desired peripheral via the clock ID in its "resets" phandle cell.
|
|
See include/dt-bindings/clock/microchip,mpfs-clock.h for the full list
|
|
of PolarFire clock/reset IDs.
|
|
const: 1
|
|
|
|
pinctrl@200:
|
|
type: object
|
|
$ref: /schemas/pinctrl/microchip,mpfs-pinctrl-iomux0.yaml
|
|
|
|
pinctrl@204:
|
|
type: object
|
|
$ref: /schemas/pinctrl/microchip,mpfs-pinctrl-mssio.yaml
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
syscon@20002000 {
|
|
compatible = "microchip,mpfs-mss-top-sysreg", "syscon", "simple-mfd";
|
|
reg = <0x20002000 0x1000>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|