mirror of
https://github.com/torvalds/linux.git
synced 2026-04-29 20:12:38 -04:00
bf4afc53b7
This was done entirely with mindless brute force, using
git grep -l '\<k[vmz]*alloc_objs*(.*, GFP_KERNEL)' |
xargs sed -i 's/\(alloc_objs*(.*\), GFP_KERNEL)/\1)/'
to convert the new alloc_obj() users that had a simple GFP_KERNEL
argument to just drop that argument.
Note that due to the extreme simplicity of the scripting, any slightly
more complex cases spread over multiple lines would not be triggered:
they definitely exist, but this covers the vast bulk of the cases, and
the resulting diff is also then easier to check automatically.
For the same reason the 'flex' versions will be done as a separate
conversion.
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
127 lines
4.2 KiB
C
127 lines
4.2 KiB
C
// SPDX-License-Identifier: MIT
|
|
#include "nv20.h"
|
|
#include "regs.h"
|
|
|
|
#include <core/gpuobj.h>
|
|
#include <engine/fifo.h>
|
|
#include <engine/fifo/chan.h>
|
|
|
|
/*******************************************************************************
|
|
* PGRAPH context
|
|
******************************************************************************/
|
|
|
|
static const struct nvkm_object_func
|
|
nv2a_gr_chan = {
|
|
.dtor = nv20_gr_chan_dtor,
|
|
.init = nv20_gr_chan_init,
|
|
.fini = nv20_gr_chan_fini,
|
|
};
|
|
|
|
static int
|
|
nv2a_gr_chan_new(struct nvkm_gr *base, struct nvkm_chan *fifoch,
|
|
const struct nvkm_oclass *oclass, struct nvkm_object **pobject)
|
|
{
|
|
struct nv20_gr *gr = nv20_gr(base);
|
|
struct nv20_gr_chan *chan;
|
|
int ret, i;
|
|
|
|
if (!(chan = kzalloc_obj(*chan)))
|
|
return -ENOMEM;
|
|
nvkm_object_ctor(&nv2a_gr_chan, oclass, &chan->object);
|
|
chan->gr = gr;
|
|
chan->chid = fifoch->id;
|
|
*pobject = &chan->object;
|
|
|
|
ret = nvkm_memory_new(gr->base.engine.subdev.device,
|
|
NVKM_MEM_TARGET_INST, 0x36b0, 16, true,
|
|
&chan->inst);
|
|
if (ret)
|
|
return ret;
|
|
|
|
nvkm_kmap(chan->inst);
|
|
nvkm_wo32(chan->inst, 0x0000, 0x00000001 | (chan->chid << 24));
|
|
nvkm_wo32(chan->inst, 0x033c, 0xffff0000);
|
|
nvkm_wo32(chan->inst, 0x03a0, 0x0fff0000);
|
|
nvkm_wo32(chan->inst, 0x03a4, 0x0fff0000);
|
|
nvkm_wo32(chan->inst, 0x047c, 0x00000101);
|
|
nvkm_wo32(chan->inst, 0x0490, 0x00000111);
|
|
nvkm_wo32(chan->inst, 0x04a8, 0x44400000);
|
|
for (i = 0x04d4; i <= 0x04e0; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x00030303);
|
|
for (i = 0x04f4; i <= 0x0500; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x00080000);
|
|
for (i = 0x050c; i <= 0x0518; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x01012000);
|
|
for (i = 0x051c; i <= 0x0528; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x000105b8);
|
|
for (i = 0x052c; i <= 0x0538; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x00080008);
|
|
for (i = 0x055c; i <= 0x0598; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x07ff0000);
|
|
nvkm_wo32(chan->inst, 0x05a4, 0x4b7fffff);
|
|
nvkm_wo32(chan->inst, 0x05fc, 0x00000001);
|
|
nvkm_wo32(chan->inst, 0x0604, 0x00004000);
|
|
nvkm_wo32(chan->inst, 0x0610, 0x00000001);
|
|
nvkm_wo32(chan->inst, 0x0618, 0x00040000);
|
|
nvkm_wo32(chan->inst, 0x061c, 0x00010000);
|
|
for (i = 0x1a9c; i <= 0x22fc; i += 16) { /*XXX: check!! */
|
|
nvkm_wo32(chan->inst, (i + 0), 0x10700ff9);
|
|
nvkm_wo32(chan->inst, (i + 4), 0x0436086c);
|
|
nvkm_wo32(chan->inst, (i + 8), 0x000c001b);
|
|
}
|
|
nvkm_wo32(chan->inst, 0x269c, 0x3f800000);
|
|
nvkm_wo32(chan->inst, 0x26b0, 0x3f800000);
|
|
nvkm_wo32(chan->inst, 0x26dc, 0x40000000);
|
|
nvkm_wo32(chan->inst, 0x26e0, 0x3f800000);
|
|
nvkm_wo32(chan->inst, 0x26e4, 0x3f000000);
|
|
nvkm_wo32(chan->inst, 0x26ec, 0x40000000);
|
|
nvkm_wo32(chan->inst, 0x26f0, 0x3f800000);
|
|
nvkm_wo32(chan->inst, 0x26f8, 0xbf800000);
|
|
nvkm_wo32(chan->inst, 0x2700, 0xbf800000);
|
|
nvkm_wo32(chan->inst, 0x3024, 0x000fe000);
|
|
nvkm_wo32(chan->inst, 0x30a0, 0x000003f8);
|
|
nvkm_wo32(chan->inst, 0x33fc, 0x002fe000);
|
|
for (i = 0x341c; i <= 0x3438; i += 4)
|
|
nvkm_wo32(chan->inst, i, 0x001c527c);
|
|
nvkm_done(chan->inst);
|
|
return 0;
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* PGRAPH engine/subdev functions
|
|
******************************************************************************/
|
|
|
|
static const struct nvkm_gr_func
|
|
nv2a_gr = {
|
|
.dtor = nv20_gr_dtor,
|
|
.oneinit = nv20_gr_oneinit,
|
|
.init = nv20_gr_init,
|
|
.intr = nv20_gr_intr,
|
|
.tile = nv20_gr_tile,
|
|
.chan_new = nv2a_gr_chan_new,
|
|
.sclass = {
|
|
{ -1, -1, 0x0012, &nv04_gr_object }, /* beta1 */
|
|
{ -1, -1, 0x0019, &nv04_gr_object }, /* clip */
|
|
{ -1, -1, 0x0030, &nv04_gr_object }, /* null */
|
|
{ -1, -1, 0x0039, &nv04_gr_object }, /* m2mf */
|
|
{ -1, -1, 0x0043, &nv04_gr_object }, /* rop */
|
|
{ -1, -1, 0x0044, &nv04_gr_object }, /* patt */
|
|
{ -1, -1, 0x004a, &nv04_gr_object }, /* gdi */
|
|
{ -1, -1, 0x0062, &nv04_gr_object }, /* surf2d */
|
|
{ -1, -1, 0x0072, &nv04_gr_object }, /* beta4 */
|
|
{ -1, -1, 0x0089, &nv04_gr_object }, /* sifm */
|
|
{ -1, -1, 0x008a, &nv04_gr_object }, /* ifc */
|
|
{ -1, -1, 0x0096, &nv04_gr_object }, /* celcius */
|
|
{ -1, -1, 0x009e, &nv04_gr_object }, /* swzsurf */
|
|
{ -1, -1, 0x009f, &nv04_gr_object }, /* imageblit */
|
|
{ -1, -1, 0x0597, &nv04_gr_object }, /* kelvin */
|
|
{}
|
|
}
|
|
};
|
|
|
|
int
|
|
nv2a_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)
|
|
{
|
|
return nv20_gr_new_(&nv2a_gr, device, type, inst, pgr);
|
|
}
|