mirror of
https://github.com/torvalds/linux.git
synced 2026-04-20 07:43:57 -04:00
c9dfd66cb9
Currently it's only allowed for render and compute. Going forward we want to enable it for more engine classes. Let the XE_LRC_FLAG_INDIRECT_CTX flag (and thus gt_engine_needs_indirect_ctx()) be the deciding factor for its availability. While at it, add the missing const to rcs_funcs array. Since CTX_INDIRECT_CTX_OFFSET_DEFAULT already matches the HW default and gt_engine_needs_indirect_ctx() only ever enables it for rcs/ccs, there is no change in behavior, it's only preparation for future use case. Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: https://lore.kernel.org/r/20250916-wa-bb-cmds-v5-5-306bddbc15da@intel.com Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
44 lines
1.4 KiB
C
44 lines
1.4 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _XE_LRC_LAYOUT_H_
|
|
#define _XE_LRC_LAYOUT_H_
|
|
|
|
#define CTX_CONTEXT_CONTROL (0x02 + 1)
|
|
#define CTX_RING_HEAD (0x04 + 1)
|
|
#define CTX_RING_TAIL (0x06 + 1)
|
|
#define CTX_RING_START (0x08 + 1)
|
|
#define CTX_RING_CTL (0x0a + 1)
|
|
#define CTX_BB_PER_CTX_PTR (0x12 + 1)
|
|
#define CTX_CS_INDIRECT_CTX (0x14 + 1)
|
|
#define CTX_CS_INDIRECT_CTX_OFFSET (0x16 + 1)
|
|
#define CTX_TIMESTAMP (0x22 + 1)
|
|
#define CTX_TIMESTAMP_UDW (0x24 + 1)
|
|
#define CTX_INDIRECT_RING_STATE (0x26 + 1)
|
|
#define CTX_ACC_CTR_THOLD (0x2a + 1)
|
|
#define CTX_ASID (0x2e + 1)
|
|
#define CTX_PDP0_UDW (0x30 + 1)
|
|
#define CTX_PDP0_LDW (0x32 + 1)
|
|
|
|
#define CTX_LRM_INT_MASK_ENABLE 0x50
|
|
#define CTX_INT_MASK_ENABLE_REG (CTX_LRM_INT_MASK_ENABLE + 1)
|
|
#define CTX_INT_MASK_ENABLE_PTR (CTX_LRM_INT_MASK_ENABLE + 2)
|
|
#define CTX_LRI_INT_REPORT_PTR 0x55
|
|
#define CTX_INT_STATUS_REPORT_REG (CTX_LRI_INT_REPORT_PTR + 1)
|
|
#define CTX_INT_STATUS_REPORT_PTR (CTX_LRI_INT_REPORT_PTR + 2)
|
|
#define CTX_INT_SRC_REPORT_REG (CTX_LRI_INT_REPORT_PTR + 3)
|
|
#define CTX_INT_SRC_REPORT_PTR (CTX_LRI_INT_REPORT_PTR + 4)
|
|
|
|
#define CTX_CS_INT_VEC_REG 0x5a
|
|
#define CTX_CS_INT_VEC_DATA (CTX_CS_INT_VEC_REG + 1)
|
|
|
|
#define INDIRECT_CTX_RING_HEAD (0x02 + 1)
|
|
#define INDIRECT_CTX_RING_TAIL (0x04 + 1)
|
|
#define INDIRECT_CTX_RING_START (0x06 + 1)
|
|
#define INDIRECT_CTX_RING_START_UDW (0x08 + 1)
|
|
#define INDIRECT_CTX_RING_CTL (0x0a + 1)
|
|
|
|
#endif
|