mirror of
https://github.com/torvalds/linux.git
synced 2026-05-02 13:32:40 -04:00
173c99b85a
As per [1], we need one "use" item per line, in order to reduce merge conflicts. Furthermore, we need a trailing ", //" in order to tell rustfmt(1) to leave it alone. This does that for the entire nova-core driver. [1] https://docs.kernel.org/rust/coding-guidelines.html#imports Acked-by: Danilo Krummrich <dakr@kernel.org> Signed-off-by: John Hubbard <jhubbard@nvidia.com> [acourbot@nvidia.com: remove imports already in prelude as pointed out by Danilo.] [acourbot@nvidia.com: remove a few unneeded trailing `//`.] Signed-off-by: Alexandre Courbot <acourbot@nvidia.com> Message-ID: <20251107021006.434109-1-jhubbard@nvidia.com>
60 lines
1.6 KiB
Rust
60 lines
1.6 KiB
Rust
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
use kernel::prelude::*;
|
|
|
|
use crate::{
|
|
driver::Bar0,
|
|
fb::hal::FbHal,
|
|
regs, //
|
|
};
|
|
|
|
/// Shift applied to the sysmem address before it is written into `NV_PFB_NISO_FLUSH_SYSMEM_ADDR`,
|
|
/// to be used by HALs.
|
|
pub(super) const FLUSH_SYSMEM_ADDR_SHIFT: u32 = 8;
|
|
|
|
pub(super) fn read_sysmem_flush_page_gm107(bar: &Bar0) -> u64 {
|
|
u64::from(regs::NV_PFB_NISO_FLUSH_SYSMEM_ADDR::read(bar).adr_39_08()) << FLUSH_SYSMEM_ADDR_SHIFT
|
|
}
|
|
|
|
pub(super) fn write_sysmem_flush_page_gm107(bar: &Bar0, addr: u64) -> Result {
|
|
// Check that the address doesn't overflow the receiving 32-bit register.
|
|
u32::try_from(addr >> FLUSH_SYSMEM_ADDR_SHIFT)
|
|
.map_err(|_| EINVAL)
|
|
.map(|addr| {
|
|
regs::NV_PFB_NISO_FLUSH_SYSMEM_ADDR::default()
|
|
.set_adr_39_08(addr)
|
|
.write(bar)
|
|
})
|
|
}
|
|
|
|
pub(super) fn display_enabled_gm107(bar: &Bar0) -> bool {
|
|
!regs::gm107::NV_FUSE_STATUS_OPT_DISPLAY::read(bar).display_disabled()
|
|
}
|
|
|
|
pub(super) fn vidmem_size_gp102(bar: &Bar0) -> u64 {
|
|
regs::NV_PFB_PRI_MMU_LOCAL_MEMORY_RANGE::read(bar).usable_fb_size()
|
|
}
|
|
|
|
struct Tu102;
|
|
|
|
impl FbHal for Tu102 {
|
|
fn read_sysmem_flush_page(&self, bar: &Bar0) -> u64 {
|
|
read_sysmem_flush_page_gm107(bar)
|
|
}
|
|
|
|
fn write_sysmem_flush_page(&self, bar: &Bar0, addr: u64) -> Result {
|
|
write_sysmem_flush_page_gm107(bar, addr)
|
|
}
|
|
|
|
fn supports_display(&self, bar: &Bar0) -> bool {
|
|
display_enabled_gm107(bar)
|
|
}
|
|
|
|
fn vidmem_size(&self, bar: &Bar0) -> u64 {
|
|
vidmem_size_gp102(bar)
|
|
}
|
|
}
|
|
|
|
const TU102: Tu102 = Tu102;
|
|
pub(super) const TU102_HAL: &dyn FbHal = &TU102;
|